Reg. No.:						
		 100000000000000000000000000000000000000			1222	

16.5

Question Paper Code: 73379

B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2017.

Third/Fourth Semester

Computer Science and Engineering

CS 2253/10144 CS 404/CS 43/080250011/CS 1252 A — COMPUTER ORGANIZATION AND ARCHITECTURE

(Common to Information Technology)

(Regulations 2008/2010)

(Also Common to PTCS 2253 – Computer Organization and Architecture for B.E. (Part-Time) Third Semester – CSE – Regulations 2009)

Time: Three hours Maximum: 100 marks

Answer ALL questions.

PART A — $(10 \times 2 = 20 \text{ marks})$

- 1. What is meant by addressing mode? Mention its importance.
- 2. What is CISC? Mention its advantages.
- 3. What is the advantage of multibus organization?
- 4. List the advantages of register transfer.
- 5. Define structural hazard.
- 6. Give the features of the addressing mode suitable for pipelining.
- 7. Compare Static RAM and Dynamic RAM.
- 8. Define the terms hit, miss and ratio with respect to cache.
- 9. Distinguish between isolated and memory-mapped I/O.
- 10. Mention the advantages of USB.

PART B — $(5 \times 16 = 80 \text{ marks})$

11.	(a)	(i)	Explain the working of a floating point adder/subtractor. E how floating point addition/subtraction is performed.	Explain (10)				
		(ii)	Write a note on instruction set architecture.	(6)				
			Or					
	(b)	(i)	Explain the representation of floating point numbers in detail	. (8)				
		(ii)	Explain various addressing modes with examples.	(8)				
12.	(a)		ite an explain the steps involved in the execution of a cortruction.	mplete (16)				
			Or					
	(b)		plain the control signal generation using hardwired roprogrammed control with necessary block diagrams.	and (16)				
13.	(a)	(i)	Describe the data and control path techniques in pipelining.	(10)				
		(ii)	Briefly explain the speedup performance models for pipelining	(6)				
			Or					
	(b).	(i)	What is instruction hazard? Explain in detail how to hand instruction hazards in pipelining with relevant examples.	le the (10)				
		(ii)	Write note on exception handling.	(6)				
14.	(a)	Exp	lain in detail about the principles of associative memories.	(16)				
			Or					
	(b)		lain the features of cache memory and its mapping methods. Ho performance be improved?	w can (16)				
15.	(a)	(a) Explain the following:						
		(i)	Interrupts	(10)				
		(ii)	Buses.	(6)				
			Or					
	(b)	(i)	Discuss about standard I/O interfaces.	(8)				
		(ii)	Discuss about PCI buses.	(8)				