Reg. No.	? wion	ent de	rvezifizati	in (d)	ns anear	ariW
----------	--------	--------	-------------	--------	----------	------

Question Paper Code: 51381

B.E/B.Tech. DEGREE EXAMINATION, MAY/JUNE 2016

dring young bengame over Fourth Semester make ne die melgx [16]

Computer Science and Engineering

CS 2253/CS 43/CS 1252 A/080250011/10144 CS 404 – COMPUTER ORGANIZATION AND ARCHITECTURE

(Common to Information Technology)

(Regulations 2008/2010)

(Also Common to PTCS 2253 – Computer Organization and Architecture for B.E. (Part-Time) Third Semester – CSE – Regulations 2009)

Time: Three Hours Maximum: 100 Marks

Answer ALL questions.

 $PART - A (10 \times 2 = 20 \text{ Marks})$

- 1. State the basic performance equation.
- 2. What do you mean by an interrupt?
- 3. Compare hardwired and micro programmed controls.
- 4. What is nano programming? See bear and and though insmobilities to be and the
- 5. What is a hazard?
- 6. Define exception.
- 7. An address space is specified by 24 bits and the corresponding memory space by

How many words are there in the virtual memory and in the main memory?

8. What is meant by an interleaved memory? 9. Why are interrupt masks provided in any processor? What is the necessity of an interface? 10. $PART - B (5 \times 16 = 80 Marks)$ 11. Explain the different types of instructions with examples. Compare their (a) (i) relative merits and demerits. (8) (ii) Explain with an example how to multiply two unsigned binary numbers. (8) OR Explain the design of ALU in detail. (16)12. Explain in detail the control sequence for an unbranch instruction, (a) unconditional and conditional branch instruction. (12)Give the control sequence for the instruction Add R4, R5, R6. (ii) (4) (b) Discuss about the hardwired control in detail. (16)(i) Explain the performance of pipelining. 13. (a) (8) Explain in detail about the limitations of ILP. (ii) (8) OR Explain in detail the various pipeline hazards and methods to overcome them. (16)(b) 14. (a) (i) Explain the need for memory hierarchy technology, with a four-level memory. (6) Explain the various mapping techniques associated with cache memories. (10)(ii) OR Explain a method of translating virtual address to physical address. (b) (i) (6) What for replacement algorithms are used? Explain the important ones. (ii) (10)15. What is an interrupt? Explain the different types of interrupts and the different (a) ways of handling interrupts. (16)OR Write and explain the working of Peripheral Components Interconnect (b) (i)

(8)

(8)

Discuss DMA controller with block diagram.

(PCI) Bus.

(ii)