## Question Paper Code: 21303

B.E./B.Tech. DEGREE EXAMINATION, MAY/JUNE 2013.

Fourth Semester

4.6.13-

Computer Science and Engineering

CS 2253/CS 43/CS 1252 A/10144 CS 404/080250011 – COMPUTER ORGANIZATION AND ARCHITECTURE

(Common to Information Technology)

(Regulation 2008/2010)

(Also Common to PTCS 2253 – Computer Organisation and Architecture for B.E (Part-Time) Third Semester – CSE – Regulation 2009)

Time: Three hours Maximum: 100 marks

Answer ALL questions.

PART A —  $(10 \times 2 = 20 \text{ marks})$ 

- 1. What is meant by an addressing mode? Mention most important of them.
- 2. State the rule for floating point addition.
- 3. Write the register transfer sequence to read a word from memory.
- 4. What is a micro-program sequencer?
- 5. What is meant by hazard in pipelining? Define data and control hazards.
- 6. Why is branch prediction algorithm needed? Differentiate between the static and dynamic techniques.
- 7. An address space is specified by 24 bits and the correspoding memory space by 16 bits:

How many words are there in the virtual memory and in the main memory?

- 8. What is meant by an interleaved memory?
- 9. Distinguish between isolated and memory-mapped I/O?
- 10. Mention the advantages of USB.

## PART B — $(5 \times 16 = 80 \text{ marks})$

| 11. | (a) | Explain different types of instructions with examples. Compartheir relative merits and demerits.   |
|-----|-----|--|
|     |     | ii) Explain with an example how to multiply two unsigned binar numbers.                            |
|     |     | Or   |
|     | (b) | Explain the design of ALU in detail. (16   |
| 12. | (a) | Explain the design of micro-programmed control unit in detail. (16                                 |
|     |     | Or   |
| 7   | (b) | Explain the execution of a three operand instruction using multiple bus organization.              |
|     |     | ii) Write notes on nano programming. (8  |
| 13. | (a) | Explain a 4-stage instruction pipeline. Also explain the issue affecting pipeline performance. (10 |
|     |     | ii) Explain dynamic branch prediction technique.   |
|     |     | Or   |
|     | (b) | Explain the relation between pipelined execution and instruction feature.                          |
|     |     | ii) Describe the techniques for handling control hazards in pipelining.                            |
| 14. | (a) | Draw the block diagrams of two types of DRAMs and explain. (10                                     |
|     |     | ii) Explain address translation method in virtual memory.  |
|     |     | Or   |
|     | (b) | Explain the various mapping techniques associated with cach memories. (10                          |
|     |     | ii) Write short note on magnetic hard disks.   |
| 15. | (a) | Explain the following:   |
|     |     | i) Interrupts (10  |
|     |     | ii) Buses. (6  |
|     |     | Or   |
|     | (b) | Explain interface circuits. (8   |
|     |     | ii) Discuss about PCI buses. (8  |