	Reg. No. :	
	1005.110.1	
	Question Paper	Code: 47115
	M.E./M.Tech. DEGREE EXAM First Ser Computer Science a CP5152 — ADVANCED COM (Common to M.E. Computer Science and Networks)/ M.E. Multimedia Technolog (Regulation	nester and Engineering PUTER ARCHITECTURE d Engineering (with Specialization in gy/M.Tech. Information Technology)
	Time : Three Hours	Maximum: 100 Marks
	Answer ALL	questions
	PART -	– A (10×2=20 Marks)
	1. List the challenges in exposing instruction	ı level parallelism.
	2. Differentiate coarse grained and fine grain	ned multithreading.
	3. When do we say that a cache block is excl	usive ?
	4. What happens when a private and shared	items are cached?
	5. List the disadvantages of using symmetric	shared memory.
	6. What are the issues that occur with cache	coherence?
	7. In what way is multicore processor superior	or to single core processor?
	8. Define the effectiveness of power utilization	on.
	9. Highlight the improvements obtained with	n graphics processing units.
	10. Compare scalar and vector processors.	
ı	PART -	-B (5×13=65 Marks)
	11. a) Describe in details about the various de the limitations of ILP ? (OR)	ependences caused in ILP ? What are (9+4)
	b) Discuss how hardware based speculatio dependence.	on is used to overcome control (13)

(8)

12.	a)	Describe the various cache hit time reduction techniques for improving the cache performance.	e (13)
		(OR)	
	b)	<ul><li>i) Elaborate on the technique for reducing cache miss penalty.</li><li>ii) Explain segmented virtual memory protections with suitable example.</li></ul>	(8) (5)
13.	a)	Explain the distributed memory architecture with different message passing mechanisms.	(13)
		(OR)	
	b)	<ul><li>i) Describe the implementation of directory-based cache coherence protocol.</li><li>ii) How to implement synchronization of processes in a multiprocessor using</li></ul>	(8)
		hardware primitives?	<b>(5)</b>
14.	a)	<ul><li>i) With neat sketch explain the architectural features of IBM cell processor.</li><li>ii) Compare SMT and CMP architectures.</li></ul>	(7) (6)
		(OR)	
	b)	i) State and explain the requirements and characteristics of warehouse scale computers.	(8)
		ii) Justify the term - "Return of utility computing". How it is related to WSC?	<b>(5)</b>
15.	a)	i) Describe the primary components of the instruction set architecture of VMIPS and explain the basic vector architecture with neat block diagram.	(8)
		ii) List any five double-precision floating-point VMIPS vector instructions and explain its functions.	(5)
		(OR)	
	b)	Discuss the similarities and differences between the following:	
		i) Vector architectures and GPUs.	<b>(7)</b>
		ii) Multimedia SIMD computers and GPUs.	(6)
		$PART - C  (1 \times 15 = 15 Mar$	ks)
6.	a)	i) Suppose we have an application running on a 32-processor multiprocessor	

which has a 200 ns time to handle reference to a remote memory. For this application, assume that all the references except those involving communication hit in the local memory hierarchy, which is slightly optimistic. Processors are stalled on a remote request, and the processor clock rate is 3.3 GHz. If the base CPI (assuming that all references hit in the cache) is 0.5, how much faster is the multiprocessor if there is no communication versus if 0.2% of the instructions involve a remote communication reference? **(7)**  ii) A 40 MHz processor was used to execute a benchmark program with the following instructions mix and clock cycle counts.

Instruction types	Instruction count	Clock cycle
Integer arithmetic	45000	1
Datatransfer	32000	2
Floatingpoint	15000	2
Control Transfer	8000	2

Determine the effective CPI, MIPS rate and execution time for this program. Give justification for each.

(OR)

b) i) A design choice is to be made in enhancing a processor. One option is to invest in additional hardware that works at twice the speed which will benefit 60% of the program. The other is to keep the hardware simple, but invest in compiler optimization, which provides varying benefits for different programs. 40% of the programs can be speeded up by a factor 2, while 30% of the programs can be speeded up by a factor 3. Which option would be better? **(7)** 

ii) Choose any four multicore architectures which you have studied, analyze their advantages and disadvantages and present a summary of it. (8)