Reg. No. $\square$

## Question Paper Code : 51444

B.E./B. Tech. DEGREE EXAMINATION, MAY/JUNE 2016

Third Semester
Electronics and Communication Engineering EC 2203/EC 34/080290010/10144 EC 304 - DIGITAL ELECTRONICS
(Regulations 2008/2010)
(Common to PTEC 2203 - Digital Electronics for B.E. (Part-Time) Third Semester Electronics and Communication Engineering Regulations 2009)

Time : Three Hours
Maximum : $\mathbf{1 0 0}$ Marks

> Answer ALL questions.
> PART - A $(10 \times 2=20$ Marks $)$

1. Simplify $\mathrm{f}(x, \mathrm{y})=x^{\prime} \mathrm{y}+x \mathrm{y}+x y^{\prime}$.
2. Implement EXOR function using NAND gates only.
3. Design a Half Subtractor.
4. What is a parity bit? Give the odd parity and even parity bits for the data 10 .
5. State the difference between edge triggering and level triggering.
6. Give one application of a ring counter.
7. What is an EEPROM ?
8. State the difference between PAL and PLA.
9. What is a pulse mode asynchronous sequential circuit?
10. What are the parts of a module in verilog?

$$
\text { PART }-B(5 \times 16=80 \text { Marks })
$$

11. (a) (i) State and prove consensus theorem.
(ii) Minimize the following function using Karnaugh Map :

## OR

(b) (i) State and prove De Morgan's theorem.
(ii) Minimize the following function using Quine Mc Cluskey Method.
$\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\Sigma \mathrm{m}(0,1,3,5,6,7,9,10,12,13,17,19,20,25,26,29,30)$
12. (a) (i) Design and explain the operation of a Carry Look-ahead adder.
(ii) Design a $3 \times 3$ Binary (Array) Multiplier.

## OR

(b) (i) Explain the operation of a $8 \times 1$ Multiplexer and Implement the following function using a suitable Multiplexer
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(0,1,3,5,6,7,8,9,11,13,14)$
(ii) Design a magnitude comparator to compare two 3-bit numbers :
$\mathrm{A}=\mathrm{A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ and $\mathrm{B}=\mathrm{B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$
13. (a) With logic diagram, characteristic table and characteristic equation explain the operation of a
(i) D Flip-Flop
(ii) T Flip-Flop
(iii) JK Flip-Flop

## OR

(b) (i) Design a 3-bit synchronous up/down Modulo 5 counter.
(ii) With neat sketch, explain the operation of a 3-bit universal shift register.
14. (a) (i) With timing waveforms, explain the memory read/write operation.
(ii) What is memory expansion? Explain.

## OR

(b) (i) Design a $3 \times 8$ decoder and Implement it using a suitable PLA.
(ii) Design a 3-bit majority logic circuit and Implement it using a suitable PAL.
15. (a) Design a sequence detector to detect the sequence 1010. Use the Algorithmic State Machine (ASM) Chart for the design. OR
(b) (i) What is an incompletely specified state machine? Explain.
(ii) Write the verilog code to realize a Full Adder using structural Modelling (Module instantiation).

