| entered talk source | SHEET STREET PROPERTY AND STREET | 1 1 | | 1 | 11 | |
|---------------------|----------------------------------|------|-----|---|----|-------|
| of molinia- all o | Reg. No.: | 1.10 | . 4 | | | 10,77 |

sel kar erangh eos a la sin emosteza

Question Paper Code: 50477

B.E./B.Tech. DEGREE EXAMINATIONS, APRIL/MAY 2023.

Sixth/Seventh Semester

Electronics and Communication Engineering

EC 8095 - VLSI DESIGN

(Common to: Electrical and Electronics Engineering/ Electronics and Instrumentation Engineering/Electronics and Telecommunication Engineering/Instrumentation and Control Engineering/Robotics and Automation)

(Regulations - 2017)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A —
$$(10 \times 2 = 20 \text{ marks})$$

1. How CMOS acts as a switch?

Leave war & as good ferra

www.assbar Hell beet bar

- 2. What is the Elmore delay for 4-input NAND gate?
- 3. List the advantages and disadvantages of pass transistor logic.
 - 4. Realize the 2:1 multiplexer using transmission gates.
- 5. Differentiate monostability and astability sequential circuits.
- 6. Differentiate latches and flipflops.
- 7. What are the basic building blocks of digital architectures?
- 8. Write the steps for single bit addition.
- 9. What is routing?

Trans

10. State the need for testing.

product with explaned theory. PART B
$$\rightarrow$$
 (5 × 13 = 65 marks) with otherwise.

11. (a) Illustrate the long channel I-V and C-V characteristics of MOS transistor. (13)

Or

(b) Explain the DC transfer characteristics of MOS transistor.

| 12. | (a) | Describe the operation of dynamic CMOS logic. Discuss the charging problem in dynamic CMOS logic and provide the solution overcome the charge-sharing problem. | | | | |
|---------|---|--|---|--|--|--|
| | | | \mathbf{Or} | | | |
| | (b) | (i) | Elucidate the Cascode voltage switch logic with a suitable example. (6) | | | |
| | | (ii) | Show how static power and dynamic power are dissipated in CMOS circuits. (7) | | | |
| 13. | (a) | (i) | What is pipelining? Explain the concept of pipelining in sequential circuits with a suitable example. (7) | | | |
| | | (ii) | Elucidate the sense amplifier based register? (6) | | | |
| | | | Or | | | |
| | (b) | (i) | What is synchronous design? Identify and explain the timing issues in synchronous design. (7) | | | |
| | | (i) | Illustrate the astability sequential circuits using MOS transistor.(6) | | | |
| 14. | (a) | Describe the operation of Carry Bypass adders and find the worst c path delay. | | | | |
| | | | Or | | | |
| | (b) | (i) | Examine the working of SRAM using CMOS logic. (6) | | | |
| | | (ii) | Draw the DRAM sub-array and open bit lines architecture for processing. (7) | | | |
| 15. | (a) Examine the boundary scan architectures system level architectures. | | mine the boundary scan architectures and show how to test the em level architectures. (13) | | | |
| | | | \mathbf{Or} | | | |
| | (b) | (i) | Elucidate the basic types of programmable elements of FPGA. (6) | | | |
| | | (ii) | Compare any two types of Ad hoc scanning methods with suitable example. (7) | | | |
| | | | PART C — $(1 \times 15 = 15 \text{ marks})$ | | | |
| 16. (a) | | Real (iii) | ize the function Y= (AC'+BD)' using (i) Ratioed logic (ii) CMOs logic Dynamic logic (iv) Domino logic (v) Pass transistor logic. (3+3+3+3+3) | | | |
| | | | \mathbf{Or} | | | |
| | (b) | | idate the Master-Slave Edge-Triggered register? Analyze the timing erties for Non-ideal clock signals. (15) | | | |
| | | | | | | |