

PART B — (5 × 13 = 65 marks)

11. (a) (i) Design a odd-parity hamming code generator and detector for 4-bit data and explain their logic.
- (ii) Convert $FACE_{16}$ into its binary, octal and decimal equivalent.

Or

- (b) (i) With circuit schematic explain the working of a two-input TTL NAND gate.
- (ii) Compare Totem Pole and open collector outputs.
12. (a) (i) Reduce the following minterms using Karnaugh – Map
 $f(w, x, y, z) = \sum m (0, 1, 3, 5, 6, 7, 8, 12, 14) + \sum d(9, 15)$. (7)
- (ii) Implement the following function using a suitable multiplexer
 $f(a, b, c) = \sum m (3, 7, 4, 5)$. (6)

Or

- (b) (i) Design a 3×8 decoder and explain its operation as a minterm generator. (7)
- (ii) Design a full adder using only NOR gates. (6)
13. (a) (i) Draw and explain the operation of a Master – Slave JK Flip Flop. (7)
- (ii) Design a 5-bit ring counter and mention its applications. (6)

Or

- (b) (i) Design a 4-bit parallel-in serial-out shift register using D Flip Flops. (7)
- (ii) Using partitioning minimization procedure reduce the following state table : (6)

Present state	Next state		Output
	$w = 0$	$w = 1$	Z
A	B	C	1
B	D	F	1
C	F	E	0
D	B	G	1
E	F	C	0
F	E	D	0
G	F	G	0

14. (a) A control mechanism for a vending machine accepts nickels and dimes. It dispense merchandise when 20 cents is deposited ; it does not give change if 25 cents is deposited. Design the FSM that implements the required control, using as few states as possible. Find a suitable assignment and derive next-state and output expressions. (13)

Or

- (b) (i) Implement the following logic and analyse for the presence of any hazard $f = x_1x_2 + \bar{x}_1x_3$. If hazard is present briefly explain the type of hazard and design a hazard-free circuit. (7)
- (ii) Implement the following functions using programmable logic array :
 $f_1(x, y, z) = \sum m(0, 1, 3, 5, 7)$
 $f_2(x, y, z) = \sum m(2, 4, 6)$. (6)
15. (a) Design a 3-bit magnitude comparator and write the VHDL code to realize it using structural modeling. (13)

Or

- (b) Design a 4×4 array multiplier and write the VHDL code to realize it using structural modeling. (13)

PART C — (1 × 15 = 15 marks)

16. (a) Design a CMOS inverter and explain its operation. Comment on its characteristics such as Fan-in, Fan-out power dissipation, propagation delay and noise margin. Compare its advantages over other logic families. (15)

Or

- (b) Write the VHDL code for the given state diagram, using behavioral modeling. Design it using one-hot state assignment and implement it using Programmable Array Logic (PAL). (15)

