# JANSONS INSTITUTE OF TECHNOLOGY

(Autonomous)
Accredited by NAAC 'A Grade' and ISO 9001: 2015 Certified Institution Approved by AICTE and Affiliated to Anna University Coimbatore - 641 659, Tamil Nadu, India.



M.E. VLSI Design and Embedded Systems Curriculum and Syllabi



# JANSONS INSTITUTE OF TECHNOLOGY

(Autonomous)
Accredited by NAAC 'A Grade' and ISO 9001: 2015 Certified Institution Approved by AICTE and Affiliated to Anna University Coimbatore - 641 659, Tamit Nadu, India.

#### Regulations 2024 **Choice Based Credit System** M.E. VLSI Design and Embedded Systems Curriculum and Syllabi for Semesters I and II

#### Semester - I

SI.	Course	Course Title	Category	Periods per Week			Contact Hours	Credits		
No.	Code	Code		Course Title Categor		L	Т	Р	Cor	S E
		Theory Course			•					
1	P24VE1101	Graph Theory and Optimization Techniques	FC	3	1	0	4	4		
2	P24CD4101	Research Methodology and IPR	RM	2	0	0	2	2		
3	P24VE2101	Embedded Controllers	PC	3	0	0	3	3		
4	P24VE2102	Embedded System Design	PC	3	0	0	3	3		
5		Audit Course – I*	AC	2	0	0	2	0		
		Theory cum Laboratory Cours	je Je	1						
6	P24VE2103	Digital CMOS VLSI Design	PC	3	0	2	5	4		
7	P24VE2104	FPGA System Design	PC	3	0	2	5	4		
		Practical Courses	· ·							
8	P24VE2105	Embedded Systems Laboratory	PC	0	0	4	4	2		
			Total	19	1	8	28	22		
*Audi	t course is opti	onal		··········		<b></b>				

<sup>\*</sup>Audit course is optional

# Semester - II

SI.	Course	Course Title	Category		riods Weel		Contact Hours	Credits
No.	Code	e		Р	양	Cre		
		Theory Course						
1	P24VE2201	Design for Verification using UVM	PC	3	0	0	3	3
2	P24VE2202	Embedded Automation	PC	3	0	0	3	3
3	P24VE2203	VLSI Structures for DSP	PC	3	0	0	3	3
4	P24VE2204	Internet of Things System Design	PC	3	0	0	3	3
5		Professional Elective	PE	3	0	2	5	4
6		Audit Course – II*	AC	2	0	0	2	0
		Theory cum Laboratory Course	<b>s</b>	\				
7	P24VE2205	Analog IC Design	PC	3	0	2	5	4
		Practical Courses						
8	P24VE2206	Embedded Automation Laboratory	PC	0	0	4	4	2
			Total	20	0	8	28	22

<sup>\*</sup>Audit course is optional

# PROFESSIONAL ELECTIVES SEMESTER II, ELECTIVE I

SI.	Course	Course Title	Category	Periods per Week			Contact Hours	Credits
No.	Code	Course Title	Category	L	T	Р	ညီ နို	Cre
		Theory Course						
1	P24VE3201	Real Time Operating System	PE	3	0	2	5	4
2	P24VE3202	Embedded Networking	PE	3	0	2	5	4
3	P24VE3203	Deep Learning	PE	3	O	2	5	4
4	P24VE3204	Real Time Embedded Systems	PE	3	0	2	5	4
5	P24VE <b>3</b> 205	Pervasive Computing	PE	3	0	2	5	4
6	P24VE3206	Physical Design Automation	PE	3	0	2	5	4

# AUDIT COURSES (AC) Registration for any of these courses is optional to students

SI.	Course	Course Title	Category		iods Week		Contact Hours	Credits		
No.	Code	Course Title	Category	L	L T P		L T P		Cor	S.
		Theory Course								
1	P24AC7001	English for Research Paper Writing	AC	2	0	0	2	0		
2	P24AC7002	Disaster Management	AC	2	0	0	2	0		
3	P24AC7003	Constitution of India	AC	2	0	0	2	0		
4	P24AC7004	நற்றபிழ் இலக்கியம்	AC	2	0	0	2	0		

P24VE1101		GRAPH THEORY AND OPTIMIZATION TECHNIQUES	L	T	Р	С
			3	1	0	4
Course Obj	ectives:	Introduce graph theory for connectivity problem-solving and fundamental algreal-life linear and non-linear programming for resource-constrained en business, covering simulation modeling applications	orith ngine	ıms eeri	s. Tea	ach and
Unit - I	Unit - I GRAPHS				12	
		els – Graph terminology and special types of graphs – Matrix representation of connectivity – Euler and Hamilton paths.	f gra	зрh	s and	d
Unit - II GRAPH ALGORITHM					12	
Unit - II		GRAPH ALGORITHM			12	
Graph Algor	ithms – Dire oretic algori	GRAPH ALGORITHM  ected graphs – Some basic algorithms – Shortest path algorithms – Depth – Fi ithms – Performance of graph theoretic algorithms – Graph theoretic compute	irst s	sea igu	rch o	n a
Graph Algor	ithms – Dire oretic algori	ected graphs – Some basic algorithms – Shortest path algorithms – Depth – Fi	irst s	sea ngu	rch o	n a
Graph Algor graph – The Unit - III	oretic algori	ected graphs – Some basic algorithms – Shortest path algorithms – Depth – Fi ithms – Performance of graph theoretic algorithms – Graph theoretic compute	r lar	ngu	rch o ages 12	
Graph Algor graph – The Unit - III	oretic algori	ected graphs – Some basic algorithms – Shortest path algorithms – Depth – Fi ithms – Performance of graph theoretic algorithms – Graph theoretic compute LINEAR PROGRAMMING	r lar	ngu	rch o ages 12	
Graph Algor graph – The Unit - III Formulation Unit – IV Constrained	oretic algorii  - Graphical  Problems	ected graphs – Some basic algorithms – Shortest path algorithms – Depth – Fi ithms – Performance of graph theoretic algorithms – Graph theoretic computer <b>LINEAR PROGRAMMING</b> I solution – Simplex method – Two-phase method – Transportation and Assign	r lar	ngu ent l	rch o ages 12 Mode	els.
Graph Algor graph – The Unit - III Formulation Unit – IV Constrained	oretic algorii  - Graphical  Problems	ected graphs – Some basic algorithms – Shortest path algorithms – Depth – Fi ithms – Performance of graph theoretic algorithms – Graph theoretic computer LINEAR PROGRAMMING  I solution – Simplex method – Two-phase method – Transportation and Assign NON-LINEAR PROGRAMMING  - Equality constraints – Lagrangian Method – Inequality constraints – Karush -	r lar	ngu ent l	rch o ages 12 Mode	els.
Graph Algor graph – The Unit - III  Formulation Unit – IV  Constrained (KKT) condit Unit - V  Monte Carlo	- Graphical Problems - tions - Quad	ected graphs – Some basic algorithms – Shortest path algorithms – Depth – Fi ithms – Performance of graph theoretic algorithms – Graph theoretic computer LINEAR PROGRAMMING  I solution – Simplex method – Two-phase method – Transportation and Assign NON-LINEAR PROGRAMMING  - Equality constraints – Lagrangian Method – Inequality constraints – Karush - dratic Programming.	nme	ngu Pent l	rch o ages 12 Mode 12 -Tucl	els. ker

On completion of the course, the student can

со	Statements	K-Level
CO1	Identify the special types of graphs, matrix representation of graphs and graph isomorphism.	K3
CO2	Make use of the fundamental graph algorithms to optimize the real-world issues.	K3
CO3	Construct a linear programming problem and utilize it to solve transportation and assignment problems.	K3
CO4	Solve the nonlinear programming problem using optimization techniques.	K3
CO5	Apply the simulation modeling techniques to solve the physical problems.	К3

	Programme Outcomes			
	01	02	03	
CO1	3	2	2	
CO2	2	2	2	
соз	3	2	3	
CO4	2	3	3	
CO5	2	2	3	
co	2	2	3	

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate

3. Substantial (High)

1	Taha H.A, "Operation Research: An Introduction", Ninth Edition, Pearson Education, New Delhi, 2010.
2	Gupta P. K, and Hira D.S., "Operation Research", Revise Edition, S. Chand and Company Ltd., 2012.
3	Douglas B. West, "Introduction to Graph Theory", Pearson Education, New Delhi, 2015.
4	Narasingh Deo, "Graph Theory with Applications to Engineering and Computer Science", Prentice Hall India,1997.
5	Sharma J.K., "Operation Research", 3rd Edition, Macmillan Publishers India Ltd., 2009.
6	Balakrishna R., Ranganathan. K., "A text book of Graph Theory", Springer Science and Business Media, New Delhi, 2012.
7	Reuven Y. Rubinstein and Dirk P. Kroese, "Simulation and the Monte Carlo Method", 3rd Edition, John Wiley & Sons, Hoboken, New Jersey, 2017.

P24CI	D4101	RESEARCH METHODOLOGY AND IPR	L	T	P	C
			2	0	0	2
Course Ob	jectives:	To understand and familiarize with search problems, process and depreparing process, statistical concepts in data analysis and reporting about statistical concepts in data analysis and reporting, intellectual practices, patent rights and agents.	g. To gain	kno	wled	dge
Unit - I		RESEARCH DESIGN			6	
		ocess and design, Use of Secondary and exploratory data to answer the servation studies, Experiments and Surveys.	he researc	h qu	iesti	ion,
Unit - II		DATA COLLECTION AND SOURCES			6	
		ement Scales, Questionnaires and Instruments, Sampling and method displaying.	ds. Data -	Pre	par	ing,
Unit - III		DATA ANALYSIS AND REPORTING			6	
		analysis, Hypotheses testing and Measures of Association. Presenting oral presentation.	ı Insights a	ınd fi	indi	ngs
Unit – IV		INTELLECTUAL PROPERTY RIGHTS	i:		6	
Trade secre	its, utility Mo les of IPR pi	ne concept of IPR, Evolution and development of concept of IPR, IPR of dels, IPR & Biodiversity, Role of WIPO and WTO in PR establishmen actices, Types and Features of IPR Agreement, Trademark, Function	nts, Right o	of Pr	ope	erty,
Unit - V		PATENTS			6	
application,	process E-fi	benefits of patent, Concept, features of patent, Inventive step, Specific ling, Examination of patent, Grant of patent, Revocation, Equitable As nts, patent agents, Registration of patent agents.				
				····		

On completion of the course, the student can

COs	Statements	K-Level
CO1	Outline the research process and its design.	K2
CO2	Apply the various methods for data collection and sources.	КЗ
CO3	Build data analysis and reporting methods for multivariate analysis.	К3
CO4	Explain the concepts of intellectual property rights and its practices.	K2
CO5	Summarize the concepts of patents.	K2

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

	Programme Outcomes				
	01	02	03		
CO1	3	. 2	2		
CO2	2	1	2		
CO3	3	2	2		
CO4	2	1	3		
CO5	2	2	3		
ĊO	2	2	2		

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate

3. Substantial (High)

1	Cooper Donald R, Schindler Pamela S and Sharma JK, "Business Research Methods", Tata McGraw Hill Education, 11e (2012).
2	Catherine J. Holland, "Intellectual property: Patents, Trademarks, Copyrights, Trade Secrets", Entrepreneur Press, 2007.
3	David Hunt, Long Nguyen, Matthew Rodgers, "Patent searching: tools & techniques", Wiley, 2007.
4	The Institute of Company Secretaries of India, Statutory body under an Act of parliament, "Professional Programme Intellectual Property Rights, Law and practice", September 2013.

	2101	EMBEDDED CONTROLLERS	L	Т	P	С
			3	0	0	3
Course Obje	ectives:	To study the architecture and programming of PIC microcontrollers and with them. To understand the ARM processor architecture and programming of PIC microcontrollers and with them. To understand the ARM processor architecture and programming of PIC microcontrollers and with them.	am usir	inte	erfac he Al	ing RM
Unit - I		PIC MICROCONTROLLER – ARCHITECTURE			9	
Organization-	- Branch, C IC Bank Sv	ectures – PIC Architecture and Assembly Language Programming - call and Time Delay Loop - PIC I/O Port Programming - Arithmetic and Lo witching, Table Processing, Macros And Modules PIC Configuration Regisers.	gic Instr	ucti	ions a	and
Unit - II		PIC INTERFACING			9	
Programming	-Flash /	gramming - Timers 0 And 1- Programming Timers 2 and 3 - Serial Port Pro EEPROM Programming - Standard and Enhanced CCP Modules Mode Programming- PWM Programming- ECCP Programming.	grammii s -Com	ng -l pare	Interr e Mo	upt ode
Unit - III		ARM ARCHITECTURE			9	
Introduction Status Regist	ters - Vecto – Literals -	ARM ARCHITECTURE  ocessor families — Pipeline- ARM7TDMI Programmers Model- Process r Table- Assembler Rules and Directives - Predefined Register Names — Names and Store Instructions - Operand Addressing — Endianness - Arm Addresses into Registers.	∕lacros -	- As	Progr semi	oler
Introduction Status Regist	ters - Vecto – Literals -	ocessor families — Pipeline- ARM7TDMI Programmers Model- Process r Table- Assembler Rules and Directives - Predefined Register Names – N Load and Store Instructions - Operand Addressing — Endianness - Arm	∕lacros -	- As	Progr semi	oler
Introduction to Status Regist — Operators Loading Const.  Unit – IV  ARM Instruction Interrupt Inst. Programmers	ters - Vecto  Literals - stants and  tion Set - I ruction - P s Model-Th	ocessor families — Pipeline- ARM7TDMI Programmers Model- Process r Table- Assembler Rules and Directives - Predefined Register Names — Arm Addresses into Registers.	Aacros - Rotatio Rotations uctions truction	- As n So - S	Progressemles chemed services	oler ne - are
Introduction to Status Regist — Operators Loading Const.  Unit – IV  ARM Instruction Interrupt Inst. Programmers	ters - Vecto  Literals - stants and  tion Set - I ruction - P s Model-Th	ocessor families — Pipeline- ARM7TDMI Programmers Model- Process r Table- Assembler Rules and Directives - Predefined Register Names — Name and Store Instructions - Operand Addressing — Endianness - Arm Addresses into Registers.  ARM PROGRAMMING  Data Processing Instructions — Branch Instructions — Load Store Instructions Status Register Instructions — Conditional Execution - Thumb Instructions- Thumb Data Processing Instructions-Thumb Status Register Instructions — Register Instruction — Register Instruction — Register Instruction — Register Instruction — Register Instructio	Aacros - Rotatio Rotations uctions truction	- As n So - S	Progressemles chemed services	oler ne - are
Introduction of Status Regist — Operators Loading Consumpt — IV  ARM Instruction Interrupt Instruction Programmers Transfer — The Unit – V  ADC, DAC	ters - Vecto  Literals - stants and  tion Set - I ruction - P s Model-Th umb Multipl  and Sense	ocessor families — Pipeline- ARM7TDMI Programmers Model- Process r Table- Assembler Rules and Directives - Predefined Register Names — It Load and Store Instructions - Operand Addressing — Endianness - Arm Addresses into Registers.  ARM PROGRAMMING  Data Processing Instructions — Branch Instructions — Load Store Instructions Status Register Instructions — Conditional Execution - Thumb Instrumb Branch Instructions- Thumb Data Processing Instructions-Thumb Status Register Instructions - Thumb Implementation.	Aacros - Rotatio  Rotations tructions ingle Ro	- As n So - S Set egis	Progressemi semi chem 9 Softw t-Thu ster D	oler ne - rare imb vata

#### **Suggested Activities**

- 1. Interfacing PIC microcontrollers with peripherals.
- 2, Assignments on programming ARM processors.
- 3. Design embedded systems for real time applications.

#### **Course Outcomes**

On completion of the course, the student can

COs	Statements	K-Level
CO1	Summarize the architecture and programming of PIC microcontrollers	K2
CO2	Explain interfacing concepts with PIC microcontrollers.	K2
CO3	Illustrate the ARM processor architecture.	K2

COs	Statements	K-Level
CO4	Build the program using the ARM Instruction Set.	К3
CO5	Develop embedded applications by interfacing peripherals.	K3

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

# CO - PO Articulation Matrix

		Programme Outcomes		
	01	02	03	
CO1	3	-	1	
CO2	3		1	
CO3	3		1	
CO4	3		2	
CO5	3	<u> </u>	2	
CO	3		1	

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate

3. Substantial (High)

1	Muhammad Ali Mazidi, "PIC Microcontrollers and Embedded Systems using Assembly and C for PIC18 ", Pearson Education, 2016.
2	William Hohl, "ARM Assembly Language", CRC Press, Second Edition, 2015.
3	John B. Peatman, "Design with PIC Microcontrollers", Pearson Education, Singapore –1998.
4	Andrew Sloss, Dominic Symes, and Chris Wright, "ARM System Developer's Guide Designing and Optimizing System", The Morgan Kaufmann Series, 2004.
5	Steve Furber, "ARM System-on-Chip Architecture", Addison- Wesley Professional; Il Edition 2000.

P24VE2102		EMBEDDED SYSTEM DESIGN	L	ן	ГР	С
			3	C	0	3
Course Obj	ectives:	To understand the design challenges in embedded systems and to program Specific Instruction Set Processors. To understand the bus structures and processes using a state-machine model, and design a real-time embedded s	roto	CO	ıls, mo	ion
Unit - I		EMBEDDED SYSTEM OVERVIEW	·		9	
Embedded Combination Processors.	nal and Sec	erview, Design Challenges – Optimizing Design Metrics, Design Methodo quential Components, Optimizing Custom Components, Optimizing Custom	ology Sing	/, gle	RT-Le -Purp	ose
Unit - II		GENERAL AND SINGLE PURPOSE PROCESSOR			9	
Application-S	Specific Inst	lining, Superscalar and VLIW Architectures, Programmer's View, Developme ruction – Set Processors (ASIPS) Microcontrollers, Timers, Counters and Wand Analog-to-Digital Converters, Memory Concepts.	nt E /atch	nv nde	rironm og Tir	ent ner
Unit - III		BUS STRUCTURES			9	
				┸		
Basic Protoc Protocols, I2 802.11.	col Concept 2C, CAN an	s, Microprocessor Interfacing – I/O Addressing, Port and Bus - based I/O, A d USB, Parallel Protocols – PCI and ARM bus, Wireless Protocols – IRDA,	rbitra Blue	ati eto	on, Sooth, Il	eria EEE
Protocols, I2	col Concept 2C, CAN an	s, Microprocessor Interfacing – I/O Addressing, Port and Bus - based I/O, Addressing, Port and Bus - based I	rbitra Blue	ati eto	on, Sooth, II	eria EEE
Protocols, I2 802.11. Unit – IV  Basic State Programmin	Machine N	d USB, Parallel Protocols – PCI and ARM bus, Wireless Protocols – IRDA,	Blue e in	eto L	oth, II 9 Seque	ntia
Protocols, I2 802.11. Unit – IV  Basic State Programmin	Machine N	d USB, Parallel Protocols – PCI and ARM bus, Wireless Protocols – IRDA,  STATE MACHINE AND CONCURRENT PROCESS MODELS  Model, Finite-State Machine with Data path Model, Capturing State Machine, Program-State Machine Model, Concurrent Process Model, Commu	Blue e in	eto L	oth, II 9 Seque	ntia
Protocols, I2 802.11. Unit – IV  Basic State Programmin Processes, S  Unit - V	Machine Mag Languag Synchroniza	d USB, Parallel Protocols – PCI and ARM bus, Wireless Protocols – IRDA,  STATE MACHINE AND CONCURRENT PROCESS MODELS  Model, Finite-State Machine with Data path Model, Capturing State Machine, Program-State Machine Model, Concurrent Process Model, Commution among processes, RTOS – System design using RTOS.  SYSTEM DESIGN  Design goals -Development strategy-Software development-Relevance to ation -Digital echo unit-Creating echo and reverb-Design requirements-Design	Blue ne in nicat mo	sto Stio	9 Seque n am	ntia onç

#### **Suggested Activities**

#### **Course Outcomes**

On completion of the course, the student can

COs	Statements	K-Level
CO1	Summarize the knowledge of different protocols.	K2
CO2	Explain the building blocks and interfacing units of a processor.	K2
CO3	Apply networking principles in embedded devices.	K3
CO4	Make use of state machine techniques in system design using RTOS.	К3

COs	Statements	K-Level
CO5	Develop suitable embedded systems for real world applications.	K3

 $Knowledge\ Level:\ K1-Remember,\ K2-Understand,\ K3-Apply,\ K4-Analyze,\ K5-Evaluate,\ K6-Create$ 

# CO - PO Articulation Matrix

		Programme Outcomes	
	01	02	03
CO1	1	-	1
CO2	2	-	2
CO3	3	-	3
CO4	3	<b>1</b>	3
CO5	3		3
СО	2		2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate 3. Substantial (High)

1	Frank Vahid and Tony Gwargie, "Embedded System Design", John Wiley & Sons, 2009.
2	Steve Heath, "Embedded System Design", Elsevier, Second Edition, 2004.
3	Bruce Powel Douglas, "Real Time UML, Second Edition: Developing Efficient Objects for Embedded Systems", 3rd Edition 2004, Pearson Education.
4	Daniel W.Lewis, "Fundamentals of Embedded Software where C and Assembly Meet", Pearson Education, 2004.
5	Bruce Powel Douglas, "Real Time UML; Second Edition: Developing Efficient Objects for Embedded Systems", 3rd Edition 1999, Pearson Education.

Course Objectives:  To introduce the transistor-level design of all digital building blocks common to CN microprocessors, network processors, and the digital backend of wireless systems introduce the principles and design methodology in terms of the dominant circuit cho constraints, and performance measures, while learning all important issues related to speed, and power consumption. Additionally, to understand the design issues of digital design and familiarize programming on FPGAs.  Unit - I  MOSFET characteristic under static and dynamic conditions, MOSFET secondary effects, elmore constant, CN inverter-static characteristic, dynamic characteristic, power, energy, and energy delay parameters, stick diagram layout diagrams.  Unit - II  COMBINATIONAL LOGIC CIRCUITS  9  Static CMOS design, different styles of logic circuits, logical effort of complex gates, static and dynamic propertic complex gates, interconnect delay, dynamic logic gates.  Unit - III  SEQUENTIAL LOGIC CIRCUITS  9  Static latches and registers, dynamic latches and registers, timing issues, pipelines, clocking strategies, nonbist sequential circuits.  Unit - IV  ARITHMETIC BUILDING BLOCKS  9  Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.	P24VE2103		DIGITAL CMOS VLSI DESIGN	L	Т	P	С
Course Objectives:  microprocessors, network processors, and the digital backend of wireless systems introduce the principles and design methodology in terms of the dominant circuit cho constraints, and performance measures, while learning all important issues related to speed, and power consumption. Additionally, to understand the design issues of digital design and familiarize programming on FPGAs.  Unit - I  MOS TRANSISTOR PRINCIPLES AND CMOS INVERTER  12  MOSFET characteristic under static and dynamic conditions, MOSFET secondary effects, elmore constant, CN inverter-static characteristic, dynamic characteristic, power, energy, and energy delay parameters, stick diagram layout diagrams.  Unit - II  COMBINATIONAL LOGIC CIRCUITS  9  Static CMOS design, different styles of logic circuits, logical effort of complex gates, static and dynamic propertic complex gates, interconnect delay, dynamic logic gates.  Unit - III  SEQUENTIAL LOGIC CIRCUITS  9  Static latches and registers, dynamic latches and registers, timing issues, pipelines, clocking strategies, nonbist sequential circuits.  Unit - IV  ARITHMETIC BUILDING BLOCKS  9  Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.  Unit - V  MEMORY ARCHITECTURES  6  Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R	,			3	0	2	4
MOSFET characteristic under static and dynamic conditions, MOSFET secondary effects, elmore constant, CN inverter-static characteristic, dynamic characteristic, power, energy, and energy delay parameters, stick diagram layout diagrams.  Unit - II  COMBINATIONAL LOGIC CIRCUITS  9 Static CMOS design, different styles of logic circuits, logical effort of complex gates, static and dynamic propertic complex gates, interconnect delay, dynamic logic gates.  Unit - III  SEQUENTIAL LOGIC CIRCUITS  9 Static latches and registers, dynamic latches and registers, timing issues, pipelines, clocking strategies, nonbist sequential circuits.  Unit - IV  ARITHMETIC BUILDING BLOCKS  9 Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.  Unit - V  MEMORY ARCHITECTURES  6 Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R	Course Obje	ectives:	microprocessors, network processors, and the digital backend of wireles introduce the principles and design methodology in terms of the dominant constraints, and performance measures, while learning all important issues speed, and power consumption. Additionally, to understand the design issue	ss s circ rela	yste uit c ited	ms. hoic to si	To es ze
inverter-static characteristic, dynamic characteristic, power, energy, and energy delay parameters, stick diagram layout diagrams.  Unit - II COMBINATIONAL LOGIC CIRCUITS 9  Static CMOS design, different styles of logic circuits, logical effort of complex gates, static and dynamic propertic complex gates, interconnect delay, dynamic logic gates.  Unit - III SEQUENTIAL LOGIC CIRCUITS 9  Static latches and registers, dynamic latches and registers, timing issues, pipelines, clocking strategies, nonbist sequential circuits.  Unit - IV ARITHMETIC BUILDING BLOCKS 9  Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.  Unit - V MEMORY ARCHITECTURES 6  Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R	Unit - I		MOS TRANSISTOR PRINCIPLES AND CMOS INVERTER			12	
Static CMOS design, different styles of logic circuits, logical effort of complex gates, static and dynamic propertic complex gates, interconnect delay, dynamic logic gates.  Unit - III  SEQUENTIAL LOGIC CIRCUITS  9  Static latches and registers, dynamic latches and registers, timing issues, pipelines, clocking strategies, nonbist sequential circuits.  Unit - IV  ARITHMETIC BUILDING BLOCKS  9  Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.  Unit - V  MEMORY ARCHITECTURES  6  Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R	inverter-station	characteri	under static and dynamic conditions, MOSFET secondary effects, elmore c stic, dynamic characteristic, power, energy, and energy delay parameters, sti	onst ick d	ant, iagra	CM am a	OS and
Unit - III  SEQUENTIAL LOGIC CIRCUITS  9  Static latches and registers, dynamic latches and registers, timing issues, pipelines, clocking strategies, nonbist sequential circuits.  Unit - IV  ARITHMETIC BUILDING BLOCKS  9  Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.  Unit - V  MEMORY ARCHITECTURES  6  Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R	Unit - II		COMBINATIONAL LOGIC CIRCUITS			9	
Static latches and registers, dynamic latches and registers, timing issues, pipelines, clocking strategies, nonbist sequential circuits.  Unit – IV ARITHMETIC BUILDING BLOCKS 9  Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.  Unit - V MEMORY ARCHITECTURES 6  Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R				nic p	rope	erties	s 01
Unit – IV ARITHMETIC BUILDING BLOCKS 9  Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.  Unit - V MEMORY ARCHITECTURES 6  Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R	Unit - III	i i	SEQUENTIAL LOGIC CIRCUITS			9	
Data path circuits, architectures for adders, accumulators, multipliers, barrel shifters, speed, power and area tradeoffs.  Unit - V  MEMORY ARCHITECTURES  6  Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R			ers, dynamic latches and registers, timing issues, plpelines, clocking strategi	ies,	nont	oista	ble
tradeoffs.  Unit - V  MEMORY ARCHITECTURES  6  Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R	Unit – IV		ARITHMETIC BUILDING BLOCKS			9	
Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R		cuits, archil	ectures for adders, accumulators, multipliers, barrel shifters, speed, power a	nd a	rea		
Memory architectures and Memory control circuits: Read-Only Memories, ROM cells, Read-Write Memories (R dynamic memory design, 6 Transistor SRAM cell, sense amplifiers-NORA CMOS Logic-TSPCL Logic.							
	tradeoffs.		MEMORY ARCHITECTURES	-		6	
Total Periods: 4	Unit - V  Memory arch	itectures al	nd Memory control circuits: Read-Only Memories, ROM cells, Read-Write M	emo	ries		M)

Ехр. No	Title
	Module Design using FPGA Implementation (Verilog/VHDL)
1	Adders and Subtractors
2	Multiplier (8-bit)
3	ALU circuit
4	Flip-flops
5	Universal Shift Registers
6	Asynchronous and synchronous Counters
7	Finite State Machine (Moore/Mealy) and its applications
8	Memories

On completion of the course, the student can

COs	Statements	K - Level
CO1	Explain mathematical methods and circuit analysis models in the analysis of CMOS digital circuits.	K2
CO2	Build combinational and sequential logic at the transistor level.	K3
CO3	Illustrate the design methodology of arithmetic building blocks and Memory.	K2
CO4	Construct digital circuits using CMOS logic and implement in FPGAs.	K3
CO5	Model Finite State Machine in digital circuits.	K3

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

#### CO - PO Articulation Matrix

			Programme Outcomes						
			01	02		03			
CO1			1	_		1			
CO2			1			2			
CO3			1			1			
CO4			3			3			
CO5		V.	3			3			
СО			2			2			
	25.47		and the second of the second of the second of the second of the						

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate

3. Substantial (High)

1	N.Weste, K. Eshraghian, "Principles of CMOS VLSI Design", Addison Wesley, 2nd Edition, 1993.
2	M J Smith, "Application Specific Integrated Circuits", Addison Wesley, 1997.
3	Sung-Mo Kang & Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis And Design", Mcgraw-Hill, 1998.
4	Jan Rabaey, Anantha Chandrakasan, B Nikolic, "Digital Integrated Circuits: A Design Perspective", Prentice Hall Of India, 2nd Edition, Feb 2003

P24VE	2104	FPGA SYSTEM DESIGN	L	T	P	C
			3	0	2	4
Course Obje	ectives:	Students can understand the concepts of FPGA and the need for FPG systems. The course is designed to provide a thorough understanding practice with FPGA-based digital system design and emulation. It aims to FPGA fundamentals, including the design and implementation of circuits understand the role of FPGAs and ASICs in embedded systems	and tead	t hai ch st	nds- uder	on nts
Unit - I		FPGA ARCHITECTURE AND OVERVIEW			9	
Design - Sin Design Using	gle-Chip Co a FPGA - R	sign Flow - Robot Control System - Digital Design Platforms - Micropomputer/Microcontroller-Based Design - Application Specific Standard Procestobotic Rover Application - FPGA Devices - FPGA and CPLD — Architecture and Routing - Timing Model for a FPGA - FPGA Power Usage.	ducts	: (AS	SPs	3) -
Unit - II		EMBEDDED SYSTEM DESIGN			9	
Microcontroll	er - Robot A	ed Processor - Design Re-Use Using On-Chip Bus Interface - Creating Axis Position Control - FPGA-Based Signal Interfacing and Conditioning – Mot Motor Control -Prototype using FPGA- FPGA Design Test Methodology.	a ( or Co	Custo	omiz I Usi	:ed ing
Unit - III		VERILOG CONSTRUCTS			9	
VLSI Design Statement - Gate Level M	Operators -	avioral Style, the Dataflow Style, And Structural Style - Data Types - Constar Conditional Expressions – Statement Types - Vector Operations – Bit Sele	nts cts -	Assiç Fund	gnme	ent 18 -
Unit – IV	VE	ERILOG MODELING COMBINATIONAL AND SEQUENTIAL CIRCUITS			9	
Combination Flip Flops- N Test Bench	/lemory - R	dders - Multiplexers - Decoders -Comparator - ALU - UART Model, Modell egisters-Counters Modeling FSM Design Synchronous and Asynchronous	ing L - Sh	₋atch ift Re	es a egist	and ler-
Unit - V	V.	FUNDAMENTALS OF SYSTEM VERILOG			9	
Generator, E	Oriver, Mon Is of OOP's	emVerilog for Verification of RTL, Constraint Random Verification Metholitor, Scoreboard, Environment Classes, Interprocess Communication and soft of FPGA Engineer, Layered Testbench architecture-Array, Queue, Dyna	Ran	dom	izati	on,
		Total Perio	ds:		45	

Exp. No	Title					
	Module Design using FPGA Implementation (Verilog/VHDL)					
1	Design Entry Using VHDL or Verilog Using HDL Languages of  i. Combinational Circuits Namely 8:1 Mux/Demux, Full Adder, 8-Bit Magnitude Comparator, Encoder/Decoder, Priority Encoder.  ii. Sequential Circuits Namely D-FF, 4-Bit Shift Registers (SISO, SIPO, PISO, Bidirectional), 3-Bit Synchronous Counters.					
2	Test Vector Generation and Timing Analysis of Sequential and Combinational Logic Design for exercise (1) above.					
3	Synthesis, P&R And Post P&R Simulation of the Components Simulated In (1) Above.					
4	FPGA Implementation of PCI Bus & Arbiter					

Ехр. No	Title
5	Verifying Design Functionality Using Either Chipscope Feature (Xilinx) /the Signal Tap Feature (Altera)/Other Equivalent Feature. Invoke the PLL And Demonstrate the Use of the PLL Module for Clock Generation in FPGAs.

On completion of the course, the student can

COs	Statements	K - Level
CO1	Explain the concepts of FPGA	K2
CO2	Develop embedded system with appropriate FPGA based on real time applications	К3
CO3	Outline the fundamentals of SystemVerilog	K2
CO4	Build a combinational and sequential circuit using Verilog	K3
CO5	Make use of FPGA EDA tools for design and do the analysis of Digital Circuits	K3

Knowledge Level: K1 - Remember, K2 - Understand, K3 - Apply, K4 - Analyze, K5 - Evaluate, K6 - Create

#### CO - PO Articulation Matrix

		Programme O	
	01	02	03
CO1	1		1
CO2	3		3
CO3	1	-	1
CO4	. 2	1	3
CO5	3	1	3
со	3	1	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate

3. Substantial (High)

1	Rahul Dubey, "Introduction to Embedded System Design Using Field Programmable Gate Arrays" Springer-Verlag London Limited, 2009.
2	John F. Wakerly, Digital Design Principles And Practices", Pearson Education, Asia, Iii Edition, 2003.
3	Blaine Readler, "Verilog By Example: a Concise Introduction for FPGA Design", Full ARC Press,2011.
4	J. Bhasker, "A Verilog HDL Primer, Third Edition Hardcover", Star Galaxy Publishing; 3 <sup>rd</sup> Edition, 2005.
5	J.Bhasker, "Verilog HDL Synthesis, a Practical Primer", Star Galaxy Publishing; 3 <sup>rd</sup> Edition,1998.

P24VE2105	EMBEDDED SYSTEMS LABORATORY	L	Т	P	С
	·	0	0	4	2
Course Objectives:	To interface sensors and display devices with a microcontroller and to prog UART in a microcontroller. To understand I2C and CAN protocols, concepts semaphores, and deadlocks using RTOS, and to design a real-time data acq	s of	sche	eduli	ng,

Exp. No	Title
1	Interfacing sensors and actuators with microcontroller.
2	Configuration and programming timers and UART in microcontroller.
3	Interfacing LCD and OLED display modules with microcontroller.
4	Simulation of I2C and CAN protocols.
5	Simple task scheduling using freeware RTOS
6	Exploration on semaphores, deadlocks using RTOS.
7	Exploration of any one SOC architecture using RTOS.
8	Study of Edge AI platform on any one of the embedded processors.
9	Design of a real – time data acquisition system and control using a microcontroller.
10	Design of an IoT based system.

On completion of the course, the student can

COs	Statements	K - Level
CO1	Make use of input – output devices to interface with microcontroller.	K3
CO2	Experiment with I2C and CAN protocols.	K3
CO3	Demonstrate various concepts of RTOS.	K2
CO4	Develop a real – time data acquisition system.	К3
CO5	Construct an IoT based system.	КЗ

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

#### CO - PO Articulation Matrix

		Programme Outcomes	
	01	02	03
CO1	2	1	2
CO2	2	1	2
CO3	1	1	1

		Programme Outcomes	
	01	02	03
CO4	3	1	3
CO5	3	1	3
СО	2	1	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate 3. Substantial (High)

1	Frank Vahid and Tony Gwargie, "Embedded System Design", John Wiley & Sons, 2009.
. 2	Steve Heath, "Embedded System Design", Elsevier, Second Edition, 2004.
3	Bruce Powel Douglas, "Real Time UML, Second Edition: Developing Efficient Objects for Embedded Systems", 3rd Edition 2004, Pearson Education.
4	Daniel W.Lewis, "Fundamentals of Embedded Software where C and Assembly Meet", Pearson Education, 2004.
5	Bruce Powel Douglas, "Real Time UML; Second Edition: Developing Efficient Objects for Embedded Systems", 3rd Edition 1999, Pearson Education.

P24VE2201		DESIGN FOR VERIFICATION USING UVM	L	Т	P	C
			3	0	0	3
Course Obje	ectives:	To understand the design challenges in embedded systems and to program Specific Instruction Set Processors. To understand the bus structures and processes using a state-machine model, and design a real-time embedded s	oroto	cols,		
Unit - I		INTRODUCTION			9	
		UVM Testbench Architecture- The UVM Class Library-Transaction-Level M and TLM-2.0 -TLM-1 Implementation- TLM-2.0 Implementation.	odeli	ng (	(TLN	Л) -
Unit - II		DEVELOPING REUSABLE VERIFICATION COMPONENTS			9	
A A = = I = 15	L_ 14 P	Composition Transportion Parist Commonants Creating the Driver Creating	tha C	Carrie	000	or
Connecting t the Environm	he Driver ar	Generation - Transaction-Level Components - Creating the Driver - Creating and Sequencer - Creating the Monitor - Instantiating Components - Creating the Ing Scenario Creation - Managing of Test-Implementing Checks and Coverage.  UVM USING VERIFICATION COMPONENTS	Agen			
Connecting t the Environm  Unit - III  Creating a  Component C	he Driver ar nent -Enablii Top-Level E Configuratio	nd Sequencer -Creating the Monitor - Instantiating Components- Creating the	Agen	veri	9 ifica	ting
Connecting the Environm  Unit - III  Creating a Component Componen	he Driver ar nent -Enablii Top-Level E Configuratio	nd Sequencer -Creating the Monitor - Instantiating Components- Creating the Ang Scenario Creation -Managing of Test-Implementing Checks and Coverage.  UVM USING VERIFICATION COMPONENTS  Environment- Instantiating Verification Components - Creating Test Classes on - Creating and Selecting a User-Defined Test - Creating Meaningful Tests- Vir	Agen	veri	9 ifica	ting
Connecting to the Environm  Unit - III  Creating a Component Component Conducting for Unit - IV  Using The Re	he Driver ar nent -Enablii Top-Level E Configuratio DUT Corre	nd Sequencer -Creating the Monitor - Instantiating Components- Creating the Ang Scenario Creation -Managing of Test-Implementing Checks and Coverage.  UVM USING VERIFICATION COMPONENTS  Environment- Instantiating Verification Components - Creating Test Classe on - Creating and Selecting a User-Defined Test - Creating Meaningful Tests- Virotness- Scoreboards- Implementing a Coverage Model.	Ager es - tual (	Veri Sequ	9 ifica ienc	tion tion ces-
Connecting to the Environm  Unit - III  Creating a Component Component Conducting for Unit - IV  Using The Re	he Driver ar nent -Enablii Top-Level E Configuratio DUT Corre	and Sequencer -Creating the Monitor - Instantiating Components- Creating the Ang Scenario Creation -Managing of Test-Implementing Checks and Coverage.  UVM USING VERIFICATION COMPONENTS  Environment- Instantiating Verification Components - Creating Test Classe on - Creating and Selecting a User-Defined Test - Creating Meaningful Tests- Virotness- Scoreboards- Implementing a Coverage Model.  UVM USING THE REGISTER LAYER CLASSES  or Classes - Back-Door Access - Special Registers - Integrating a Register- Mode	Ager es - tual (	Veri Sequ	9 ifica ienc	tion tion ces-
Connecting to the Environm  Unit - III  Creating a Component Conecking for Unit - IV  Using The Reference Environment  Unit - V  Assignment,	he Driver ar nent -Enablii Top-Level E Configuratio DUT Corre egister Laye - Integrating	and Sequencer -Creating the Monitor - Instantiating Components- Creating the Ang Scenario Creation -Managing of Test-Implementing Checks and Coverage.  UVM USING VERIFICATION COMPONENTS  Environment- Instantiating Verification Components - Creating Test Classes on - Creating and Selecting a User-Defined Test - Creating Meaningful Tests- Virotness- Scoreboards- Implementing a Coverage Model.  UVM USING THE REGISTER LAYER CLASSES  or Classes - Back-Door Access -Special Registers -Integrating a Register- Model a Register Model- Randomizing Field Values- Pre- Defined Sequences.	Agenes - tual S	Veri	9 ifica  g ifica	tion ces-

On completion of the course, the student can

COs	Statements				
CO1	Illustrate the proficiency in designing and implementing advanced verification methodologies for embedded systems	K2			
CO2	Build actual verification components for UVM	K3			
CO3	Model the register layer classes for UVM.	K3			
CO4	Develop testbenches using UVM.	K3			
CO5	Explain the advanced peripheral bus testbenches.	K2			

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

energy version	Programme Outcomes		
	01	02	03
CO1	2	-	1
CO2	3	<b>.</b>	2
CO3	3	-	2
CO4	3	-	2
CO5	2		1
со	3	-	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate

3. Substantial (High)

2	SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, Chris Spear, Gre Tumbush, 3rd edition, 2012.
3	https://www.udemy.com/learn-ovm-UVM/ 2.
4	http://www.testbench.in/ut_00_index.html 3.p
5	http://www.testbench.in/ot_00_index.html

P24VE2202		EMBEDDED AUTOMATION		ᆸᆝᅚ	Р	С
				3 0	0	3
Course Obje	ectives:	To delve into real-time embedded system design and develop profit programming for 8-bit microcontrollers, while also exploring into peripheral devices, Furthermore, to familiarize with microcontroller peripheral culminating in the creation of a functional home automation	erfacing programn	metho	ods (	vith
Unit - I		INTRODUCTION TO EMBEDDED C PROGRAMMING	_		9	
C Overview a Structures - (	and Program C Pointers a	n Structure - C Types, Operators and Expressions - C Control Flow - C nd Arrays - FIFO and LIFO - C Structures - Development Tools	Functions	and	Prog	ram
Unit - II		AVR MICROCONTROLLER			9	
ATMEGA 16 Subsystem, l Parameters	Architectur Pulse Width	e – Non-volatile and Data Memories - Port System - Peripheral Featu Modulation, USART, SPI, Two Wire Serial Interface, ADC, Interrupts -	Physical	Base and C	pera	ning
Unit - III		HARDWARE AND SOFTWARE INTERFACING WITH 8-BIT SERIES CONTROLLERS	5		9	
Digital Conv Displays - I (	ertors - Inte CD Displays	tack Operation - Implementing Combinational Logic - Expanding I/O erfacing Digital to Analog Convertors - LED Displays: Seven Segme - Driving Relays - Stepper Motor Interface - Serial EEPROM - Real ary Waveform Generation - Communication Links - System Developme	nt Displa Time Clo	ys, D	ot M	atrıx
Unit – IV		VISION SYSTEM	V4.5 V4.5 20.5 20.5		9	
and Sharper	ning - Segm	Processing - Filtering - Morphological Operations - Feature Detection entation - Thresholding - Contours - Advanced Contour Properties - ion - Background Subtraction	and Mate Gradient	hing - Car	- Blu iny E	rring dge
Unit - V		HOME AUTOMATION			9	
Detector - W	leb Enabled ng - Smart	uirements - Water Level Notifier - Electric Guard Dog - Tweeting Bird Fe Light Switch - Curtain Automation - Android Door Lock - Voice Contro Mailbox - Electricity Usage Monitor -Proximity Garage Door Opener -	illed Hom	e Aut	omat	ion ·
Smart Lightii Entry Systen	n					

On completion of the course, the student can

COs	Statements	K-Level
CO1	Interpret embedded system application using embedded C programs	K2
CO2	Explain the 8-bit series microcontroller architecture, features and pin details	K2
CO3	Illustrate hardware and software interfacing	K2
CO4	Develop the systems based on vision mechanism	К3
CO5	Build a real time home automation system	КЗ

1	Programme Outcomes		
711	01	02	03
CO1	2	-	1
CO2	2	-	1
CO3	2	-	1
CO4	3	1	2
CO5	3	1	2
СО	2	1	1

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate

3. Substantial (High)

1	Dhananjay V. Gadre, "Programming and Customizing the AVR Microcontroller", McGraw-Hill, 2001.
2	Joe Pardue, "C Programming for Microcontrollers ", Smiley Micros, 2005.
3	Steven F. Barrett, Daniel J. Pack, "ATMEL AVR Microcontroller Primer: Programming and Interfacing", Morgan & Claypool Publishers, 2012.
4	Mike Riley, "Programming Your Home - Automate With Arduino, Android and Your Computer", the Pragmatic Programmers, Llc, 2012.
5	Richard Szellski, "Computer Vision: Algorithms and Applications", Springer, 2011.
6	Kevin P. Murphy, "Machine Learning - a Probabilistic Perspective", the MIT Press Cambridge, Massachusetts, London, 2012.

P24VE2203		VLSI STRUCTURES FOR DSP	L	T	p	C
			3	0	0	3
Course Obje	ectives:	To comprehensively understand DSP fundamentals, explore divers apply this knowledge to address the design constraints of various fil design and optimize VLSI architectures for basic DSP algorithms, ultir engineer high-speed, low-power VLSI systems.	lters. Studer	nts w	vill th	nen
Unit - I INTRODUCTION TO DIGITAL SIGNAL PROCESSING					9	
Linear Syste Realizations.	m Theory- Representa	Convolution- Correlation - DFT- FFT- Basic Concepts in FIR Filters ation of DSP Algorithms-Block Diagram-SFG-DFG.	s and IIR F	ilters	3- F	ilter
Unit - II	I.	TERATION BOUND, PIPELINING AND PARALLEL PROCESSING OF	F		9	
Data-Flow G Algorithm. P Parallel Proc	pelining an	sentations- Loop Bound and Iteration Bound Algorithms for Computing d Parallel Processing: Pipelining of FIR Digital Filters Parallel Proces ow Power.	ilteration Bessing - Pipe	ound linin	I-LP g ar	M nd
Unit - III		RETIMING, UNFOLDING AND FOLDING			9	
Unfolding ar	nd Retimi <mark>n</mark> g	perties and Problems-Solving Systems of Inequalities. Properties of U Applications of Unfolding, Folding Transformation- Register Mini Folded Architecture-Folding of Multi-rate System.	nfolding, Cr mization Te	itical echni	Pat ique	h, s,
Unit – IV		FAST CONVOLUTION			9	
Cook-Toom	- Algorithm- N	Modified Cook-Toom Algorithm. Design of Fast Convolution Algorithm b	y Inspection	1		
Unit - V		ARITHMETIC STRENGTH REDUCTION IN FILTERS			9	
-Odd Even M	1erge Sort A	FIR Algorithms-Two Parallel and Three Parallel, Parallel Architectures rchitecture-Rank Order Filter Architecture-Parallel Rank Order Filters- r Rank Order Filter.	for Rank Or Running Or	der l	Filte Mer	irs ge
		To!	al Periods:	1	45	

On completion of the course, the student can

COs	Statements	K-Level
CO1	Explain the fundamentals of DSP processors.	K2
CO2	Summarize the overall performance of a DSP system through various transformation and optimization techniques.	K2
CO3	Explain the different types of instructions for DSP.	K2
CO4	Develop the optimized design for computation complexity and speed.	К3
CO5	Build asynchronous and wave pipelined systems considering the clock-based issues in synchronous systems	КЗ

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

# CO - PO Articulation Matrix

		<b>Programme Outcomes</b>	
	01	02	03
CO1	1		1
CO2	1	-	1
CO3	1	-	1
CO4	3	•	2
CO5	3	-	2
СО	2		1

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate

3. Substantial (High)

1	K.K Parhi: "VLSI Digital Signal Processing", John-Wiley, 2 <sup>nd</sup> Edition Reprint, 2008.
2	John G.Proakis, Dimitris G.Manolakis, "Digital Signal Processing", Prentice Hall of India,1st Edition, 2009.

P24VE2204		INTERNET OF THINGS SYSTEM DESIGN				C
			3	0	0	3
Course Obje	ctives:	To make students delve into IoT fundamentals and protocols, gaining the expertise in platform and system design. They'll explore IoT's global vis market perspectives, utilizing gateways, devices, and data management state-of-the-art architecture and addressing real-world design constrain	ion, applic , while als	catio	ns, i	and
Unit - I		IoT NETWORKING CORE			9	
IoT Supported	d Hardware	n toT Development, Internet Web and Networking Technologies, Infrast Platforms Such As: Raspberry Pi, ARM Cortex Processors, Arduino and uipment and Configurations, Accessing Hardware and Device File Interac	Intel Gali	Over leo E	view Boar	of ds,
Unit - II		M2M To IoT			9	
Role of M2M	In IoT, M2	A Value Chains, loT Value Chains, An Emerging Industrial Structure for	loT, the Ir	nterr	atio	nal
		ain and Global Information Monopolies. Building Architecture, Main Do IoT Architecture Outline, Standards Considerations.	esign Prir	ncipl	es a	and
		ain and Global Information Monopolies. Building Architecture, Main De	esign Prir	ncipl	es a	and
Unit - III  IoT Reference Relevant Archand Performa	abilities, An  e Model ar hitectural V	ain and Global Information Monopolies. Building Architecture, Main De IoT Architecture Outline, Standards Considerations.	erational g, Remote nd Senso	Vieve Co	9 v, O	and ther
Unit - III  IoT Reference Relevant Archand Performa	abilities, An  e Model ar hitectural V	ain and Global Information Monopolies. Building Architecture, Main Do IoT Architecture Outline, Standards Considerations.  IoT ARCHITECTURE -STATE OF THE ART  Id Architecture- Functional View, Information View, Deployment and Opews, Middleware Introduction-Fiware etc., Remote Monitoring and Sensings, Layering Concepts, Communication Pattern, 6LoWPAN, Sensors All	erational g, Remote nd Senso	Vieve Co	9 v, O	and thei
Unit - III  IoT Reference Relevant Archand Performation Use Unit - IV  Application Prequests, MC	e Model ar nitectural V ance Analy sing any Er Protocols: M	ain and Global Information Monopolies. Building Architecture, Main De IoT Architecture Outline, Standards Considerations.  IoT ARCHITECTURE -STATE OF THE ART  d Architecture- Functional View, Information View, Deployment and Opews, Middleware Introduction-Fiware etc., Remote Monitoring and Sensing Layering Concepts, Communication Pattern, 6LoWPAN, Sensors Ambedded Target Boards (Raspberry PI / Intel Galileo/ARM Cortex/ Arduin	erational g, Remote nd Senso o.	View e Co or No	9 v, O	ther lling And
Unit - III  IoT Reference Relevant Archand Performation Use Unit - IV  Application Prequests, MC	e Model ar nitectural V ance Analy sing any Er Protocols: M	ain and Global Information Monopolies. Building Architecture, Main De IoT Architecture Outline, Standards Considerations.  IoT ARCHITECTURE -STATE OF THE ART  Id Architecture- Functional View, Information View, Deployment and Opews, Middleware Introduction-Fiware etc., Remote Monitoring and Sensingsis, Layering Concepts, Communication Pattern, 6LoWPAN, Sensors Anabedded Target Boards (Raspberry Pi / Intel Galileo/ARM Cortex/ Arduing IoT APPLICATION DEVELOPMENT  IOTT, Rest/Http, COAP, MYSQL, Back-End Application Designing Apace Diject Type Database, HTML, CSS & JQUERY for UI Designing, JSON Lite	erational g, Remote nd Senso o.	View e Co or No	9 v, O	ther lling And
Unit - III  IoT Reference Relevant Archard Performation Interfacing Use Unit - IV  Application Programmer Requests, MC Security & Programmer Programmer V  Security, Privalence IIII	e Model ar hitectural V ance Analy sing any Er Protocols: N ONGODB C rivacy Durin	ain and Global Information Monopolies. Building Architecture, Main De IoT Architecture Outline, Standards Considerations.  IoT ARCHITECTURE -STATE OF THE ART  Id Architecture- Functional View, Information View, Deployment and Opews, Middleware Introduction-Fiware etc., Remote Monitoring and Sensingsis, Layering Concepts, Communication Pattern, 6LoWPAN, Sensors Anabedded Target Boards (Raspberry Pi / Intel Galileo/ARM Cortex/ Arduing IoT APPLICATION DEVELOPMENT  IOT APPLICATION DEVELOPMENT  OTT, Rest/Http, COAP, MYSQL, Back-End Application Designing Apagelogicat Type Database, HTML, CSS & JQUERY for UI Designing, JSON Liter Development	erational g, Remote nd Senso o. che for H	Vieve Coor No	9 v, O ntro ode  9 ing cess	ther Iling And

On completion of the course, the student can

COs	Statements	K-Level
CO1	Illustrate the basic structure underlying in IoT	K2
CO2	Explain the challenges in Internet of Things (IoT) system design	K2
CO3	Outline distributed embedded system hardware.	. K2
CO4	Summarize the modeling approaches for real-time and IoT systems	K2
CO5	Develop the security aspects of IoT in smart applications	K3

	Programme Outcomes		
	01	02	03
CO1	1	-	1
CO2	1	p4	1
CO3	2		1
CO4	2	-	1
CO5	3	-	2
со	2	•	1

Correlation levels 1, 2 and 3 are as defined below:

1, Slight

2. Moderate

3. Substantial (High)

1	Vijay Madisetti and Arshdeepbahga, "Internet of Things (a Hands-On-Approach)", 1st Edition, Vpt, 2015.	
2	Adrian Mcewen, Hakim Cassimally, "Designing the Internet of Things", November 2013, John Wiley And Sons.	

P24VE2205		ANALOG IC DESIGN				С
Course Obje	ctives:	To make the students to explore CMOS analog IC fundamentals, including design principles, circuit choices, and trade-offs. Also to make the students topics include single and multistage amplifier design, addressing out bandwidth, feedback, stability, and related constraints.	und	lerst	and	the
Unit - I		SINGLE STAGE AMPLIFIERS			9	
load. Cascod	e and Folde	equivalent circuits and models, CS, CG and Source Follower, differential amed Cascode configurations with active load, design of Differential and Cascode, gain, BW, ICMR and power dissipation, voltage swing, high gain amplifier st	e An	nplifi	ers -	tive – to
Unit - II	H	IGH FREQUENCY AND NOISE CHARACTERISTICS OF AMPLIFIERS			9	
Miller effect, Differential A Amplifiers.	associatior mplifier sta	of poles with nodes, frequency response of CS, CG and Source Followeges, statistical characteristics of noise, noise in Single Stage amplifiers, noi	r, Ca se in	asco Diff	erer	and ntial
Differential A	associatior mplifier sta	of poles with nodes, frequency response of CS, CG and Source Followers, statistical characteristics of noise, noise in Single Stage amplifiers, noise freedback and single Stage OPERATIONAL AMPLIFIERS	r, Ca	asco Diff	erer 9	and ntial
Differential A Amplifiers.  Unit - III  Properties as performance	mplifier sta	ges, statistical characteristics of noise, noise in Single Stage amplifiers, noi	se in	Diff	erer 9 ampl	ifier
Differential A Amplifiers.  Unit - III  Properties as performance	mplifier sta	FEEDBACK AND SINGLE STAGE OPERATIONAL AMPLIFIERS  I negative feedback circuits, effect of loading in feedback networks, open is, single stage Op Amps, two-stage Op Amps, input range limitations, gain bo	se in	Diff	erer 9 ampl	ifier
Differential A Amplifiers.  Unit - III  Properties as performance power supply  Unit - IV  Analysis Of T Second Stage	mplifier stand types of parameters rejection, rejection	FEEDBACK AND SINGLE STAGE OPERATIONAL AMPLIFIERS  I negative feedback circuits, effect of loading in feedback networks, open is, single stage Op Amps, two-stage Op Amps, input range limitations, gain bounded in Op Amps.	ation	Diffinal ag, slo	9 ampl ew ra	ifier ate,
Differential A Amplifiers.  Unit - III  Properties as performance power supply  Unit - IV  Analysis Of T Second Stage	mplifier stand types of parameters rejection, rejection	FEEDBACK AND SINGLE STAGE OPERATIONAL AMPLIFIERS  f negative feedback circuits, effect of loading in feedback networks, open in the stage of two-stage open amps, input range limitations, gain be noise in Op Amps.  BILITY AND FREQUENCY COMPENSATION OF TWO STAGE AMPLIFIER op Amp – Two Stage Op Amp Single Stage CMOS CS as Second Stage and Systems, Phase Margin, Frequency Compensation, And Compensation of Two	ation	Diffinal ag, slo	9 ampl ew ra	ifier ate,
Differential A Amplifiers.  Unit - III  Properties as performance power supply  Unit - IV  Analysis Of T Second Stags Slewing in Tv  Unit - V  Current sinks design of high	mplifier sta  Ind types or parameters rejection, in STAE  Two Stage Or se, Multiple Stage Or stage Or stage Or stage Or swing case	FEEDBACK AND SINGLE STAGE OPERATIONAL AMPLIFIERS  f negative feedback circuits, effect of loading in feedback networks, open in the stage of two-stage open amps, input range limitations, gain be noise in Op Amps.  BILITY AND FREQUENCY COMPENSATION OF TWO STAGE AMPLIFIER op Amp – Two Stage Op Amp Single Stage CMOS CS as Second Stage and Systems, Phase Margin, Frequency Compensation, And Compensation of Two p Amps, Other Compensation Techniques.	ation ostin Usi	Difff  anal a g, slo  ng C ge O greent	9 mmpl ew ra  9 Casc p Am 9 sou	ifier ate,

Exp. No	Title
	Module Design using FPGA Implementation (Verilog/VHDL)
1	Design of Common Source Amplifier
2	Design of Cascade and Cascode amplifiers
3	Design of current Mirrors
4	Design of differential pair amplifier with active load
5	Design of telescopic amplifier circuit
6	Design of two-stage amplifier circuit

On completion of the course, the student can

COs	Statements	K - Level
CO1	Compare the performance of various amplifiers	K2
CO2	Explain the single stage and two stage op amps	K2
CO3	Outline current mirrors and current sinks with MOS devices	K2
CO4	Construct analog Circuit using CMOS logic with EDA tools	K3
CO5	Develop time domain and frequency domain simulations of simple analog building blocks	K3

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

# CO - PO Articulation Matrix

			Programme Outc			
	0	1	02		03	
CO1		1			1	
CO2		1	7	Ž.	2	-
CO3			=		1	
CO4	:	3	•		3	
CO5		3	1		3	
СО		2	1		2	

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate

3. Substantial (High)

1	Behzad Razavi, "Design of Analog Cmos Integrated Circuits", Tata Mcgraw Hill, 2001.
2	Willey M.C. Sansen, "Analog Design Essentials", Springer, 2006.
3	Grebene, "Bipolar and MOS Analog Integrated Circuit Design", John Wiley & Sons, Inc.,2003.
4	Phillip E.Allen, Douglas R. Holberg, "CMOS Analog Circuit Design", Oxford University Press, 2nd Edition, 2002.
5	Recorded Lecture Available at http://www.ee.iitm.ac.in/vlsi/courses/ee5320_2021/start
6	Jacob Baker "CMOS: Circuit Design, Layout and Simulation, Wiley IEEE Press, 3 <sup>rd</sup> Edition, 2010.

P24VE2206	EMBEDDED AUTOMATION LABORATORY	L	T	P	С
		0	0	4	2
Course Objectives:	To make the students to understand the design and development of various systems, enhance embedded C programming skills, and study the interfacing peripheral devices with microcontrollers. Also to improve the programming computer vision and to build a home automation system.	me	char	ism	s of

Ехр. No	Title
1	Water level controller
2	Unauthorized entry identifier
3	Tweeting bird feeder
4	Package delivery detector
5	Web enabled light switch
6	Curtain automation
7	Android door lock
8	Voice controlled home automation
9	Smart lighting
10	Smart mailbox
11	Proximity garage door opener
12	Wi Fi Managed Vehicle Parking and Theft Control

On completion of the course, the student can

COs	Statements	K - Level
CO1	Develop real time systems using microcontrollers	K3
CO2	Build the systems based on vision mechanism	, K3
СОЗ	Construct the large and complex systems	КЗ
CO4	Develop a real time home automation system	КЗ
CO5	Demonstrate the different embedded tools	K2


Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

,		<b>Programme Outcomes</b>	
	01	02	03
CO1	2	1	2
CO2	2	1	2
СОЗ	2	1	2
CO4	3	1	3
CO5	1	-	1
со	2	1	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate



P24VE3201		REAL TIME OPERATING SYSTEM	L	T	Р	C
			3	0	2	4
Course Obje	ectives:	To learn about the significance and usage of Real Time Operating System including different scheduling strategies and optimization principles. To use resource allocation or sharing processes involved in RTOS and to studiffirmware and tools related to RTOS development. Additionally, to design a innovative real-time embedded system.	ınde Iy t	rstai he v	nd t ⁄ario	ihe ous
Unit - I		REAL TIME EMBEDDED SYSTEMS			9	
Resources -	Analysis -	f Real Time Systems and Embedded Systems - Real Time Services and Stand Service Utility - Scheduling Classes - Cyclic Executive - Scheduler Concepted Safe Re-entrant Functions	dard ots-	ls - S Rea	3yst	em me
Unit - II		RESOURCES AND SERVICES			9	
	_	M. W. Somione Planking Deadlank Livelack Critical Sect	tion	e ta l	Prot	ec
Shared Resi	ources, Pr ssed Dead	s - Memory –Multiresource Services: Blocking, Deadlock, Livelock, Critical Sectionity Inversion, Power Management and Processor Clock Modulation - Salines, Quality of Service, Alternatives to Rate Monotonic Policy, Mixed Hard	ont	Rea	ii II ft R	me
Shared Reso Services: Mis	ources, Pr ssed Dead	iority Inversion. Power Management and Processor Clock Modulation - S	ont	Rea	<b>!   </b>	me
Shared Resonant Services: Mister Services  Unit - III  Hardware Control of Traditional Forcessing -	ources, Pr ssed Dead es omponents	riority Inversion, Power Management and Processor Clock Modulation - S Illines, Quality of Service, Alternatives to Rate Monotonic Policy, Mixed Hard	Cont	mpoi	ft R  9  nen	ts
Shared Resonant Services: Mister Services  Unit - III  Hardware Control of Services	ources, Pr ssed Dead es omponents	riority Inversion, Power Management and Processor Clock Modulation - Stillnes, Quality of Service, Alternatives to Rate Monotonic Policy, Mixed Hard  REAL TIME EMBEDDED COMPONENTS  S - Firmware Components - RTOS System Software - Software Application  Time Operating Systems: Asymmetric Multicore Processing and Symme	Cont	mpoi	ft R  9  nen	ts
Shared Resonant Services: Mister Services: Mister Services: Mister Services  Unit - III  Hardware Control of Traditional Forcessing Systems  Unit - IV  Integrating Forces	ources, Pr ssed Dead es omponents Hard Real Processor	REAL TIME EMBEDDED COMPONENTS  S - Firmware Components - RTOS System Software - Software Application Time Operating Systems: Asymmetric Multicore Processing and Symmetric Affinity - SMP Support Models - RTOS Hypervisors - Open-Source Real	Col etric Time	mpoi Mul	9 nenditi-Coerat	ts ore
Shared Resonant Services: Mister Services: Mister Services  Unit - III  Hardware Control of Traditional Forcessing Systems  Unit - IV  Integrating Forces	ources, Pr ssed Dead es omponents Hard Real Processor	REAL TIME EMBEDDED COMPONENTS  S - Firmware Components - RTOS System Software - Software Application Time Operating Systems: Asymmetric Multicore Processing and Symme Core Affinity - SMP Support Models - RTOS Hypervisors - Open-Source Real Time Systems: Asymmetric Multicore Processing and Symme Core Affinity - SMP Support Models - RTOS Hypervisors - Open-Source Real Time Systems - Debugging Components - Performance	Col etric Time	mpoi Mul	9 nenditi-Coerat	ts ore
Shared Resonant Services: Mistervices: Mistervices: Mistervices Mistervices Unit - III  Hardware Control of Processing - Systems  Unit - IV  Integrating Envailability authors Unit - V	ources, Pressed Deades components Hard Real Processor Embedded nd Reliabil Cycle - Co	REAL TIME EMBEDDED COMPONENTS  S - Firmware Components - RTOS System Software - Software Application Time Operating Systems: Asymmetric Multicore Processing and Symme Core Affinity - SMP Support Models - RTOS Hypervisors - Open-Source Real Time Systems - Debugging Components - Performance lity Design - Hierarchical Approaches for Fail-Safe Design.	Coletric Time	mpoi Mul e Op	9 nen lti-C serat	ts ore ting
Shared Resonant Services: Mister Services: Mister Services: Mister Services  Unit - III  Hardware Contraditional Herocessing - Systems  Unit - IV  Integrating Endiability au  Unit - V  System Life	ources, Pressed Deades components Hard Real Processor Embedded nd Reliabil Cycle - Co	riority Inversion, Power Management and Processor Clock Modulation - Stillnes, Quality of Service, Alternatives to Rate Monotonic Policy, Mixed Hard  REAL TIME EMBEDDED COMPONENTS  S - Firmware Components - RTOS System Software - Software Application Time Operating Systems: Asymmetric Multicore Processing and Symme Core Affinity - SMP Support Models - RTOS Hypervisors - Open-Source Real Time Systems - Debugging Components - Performance Linux into Real Time Systems - Debugging Components - Performance Lity Design - Hierarchical Approaches for Fail-Safe Design.  CASE STUDIES	Coletric Tun	mpoi Mul e Op	9 nen lti-C serat	ts ore ting

Exp. No	Title
1	Implement a Linux process that is executed at the default priority for a user-level application and waits on a binary semaphore to be given by another application. Run this process and verify its state using the ps command to list its process descriptor. Now, run a separate process to give the semaphore causing the first process to continue execution and exit. Verify completion.
2	Create An Application That Creates Two Tasks That Wait On a Timer Whilst the Main Task Loops.
3	Develop an Applications Using Linux
4	Design of Plant Control System

On completion of the course, the student can

COs	Statements	K - Level
CO1	Summarize of scheduling algorithm and process	K2
CO2	Explain on firmware and tools related to the development of RTOS	K2
СОЗ	Develop an embedded system with RTOS functionality	КЗ
CO4	Construct systems in Linux environments	КЗ
CO5	Build large real-time embedded systems	КЗ

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

#### **CO - PO Articulation Matrix**

	Programme Outcomes					
		01		02	03	
CO1		2		+	1	
CO2		1			1	
CO3		3		-	2	
CO4		3		1	2	
CO5		3		1	3	
со		2		1	2	

3. Substantial (High) Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate

1	Sam Siewert, John Pratt, "Real-Time Embedded Components and Systems with Linux and Rtos", Mercury Learning and Information Llc, 2016.
2	Jonathan W. Valvano, "Embedded Systems: Real Time Operating Systems for ARM Cortex-M Microcontrollers", Createspace Independent Publishing Platform, Fourth Edition, 2017.
3	Giorgio C. Buttazzo, "Hard Real-Time Computing Systems - Predictable Scheduling Algorithms and Applications", Springer Science+Buisness Media, LLC, Third Edition, 2011.
4	Albert M. K. Cheng, "Real-Time Systems - Scheduling, Analysis and Verification", a John Wiley & Sons Inc Publication, 2002.
5	Wang K.C., "Embedded and Real Time Operating System", Springer, 2017

P24VE3202		EMBEDDED NETWORKING	L	T	P	С
			3	0	2	4
Course Obj	ectives:	To learn the concepts of serial and parallel communication protocols application development using USB and CAN bus for PIC microcont basics of Ethernet and application development using embedded wireless sensor network communication protocols.	trollers. T	o lea	arn 1	the
Unit - I		COMMUNICATION PROTOCOLS			9	
Serial/Parall Protocols -S Protocol.	el Communi erial Periphe	cation – Serial Communication Protocols -RS 232 Standard – RS 485 – eral Interface (SPI) – Inter Integrated Circuits (I2C) – PC Parallel Port Pro	- Synchro ogrammin	nous	s Se PCI E	ria Bus
Unit - II		USB AND CAN BUS			9	
USB Bus - I	ntroduction	– Speed Identification On the Bus – USB States – USB Bus Communic	ation: Pa	ckets	s –D	ata
Flow Types Concepts &	-Enumerat	<ul> <li>Speed Identification On the Bus – USB States – USB Bus Communication –Descriptors –PIC Microcontroller USB Interface – CAN Bus – Identifiers &amp; Arbitration- Robustness &amp; Flexibility-Message Formatserface –a Simple Application with CAN.</li> </ul>	Introduct	ion -	- Ba	ISÍ
Flow Types Concepts &	-Enumerat	ion –Descriptors –PIC Microcontroller USB Interface – CAN Bus – -Identifiers & Arbitration- Robustness & Flexibility-Message Formats-	Introduct	ion -	- Ba	ISÍ
Flow Types Concepts & Microcontrol Unit - III Elements of Speed - De	-Enumerat Definitions- ler CAN Inter a Network - sign Choice	ion -Descriptors -PIC Microcontroller USB Interface - CAN BusIdentifiers & Arbitration- Robustness & Flexibility-Message Formats- erface a Simple Application with CAN.	Introduct Error Ha	ion on a notice	- Bang -F	orl
Flow Types Concepts & Microcontrol Unit - III Elements of Speed - De	-Enumerat Definitions- ler CAN Inter a Network - sign Choice	ion -Descriptors -PIC Microcontroller USB Interface - CAN Bus - Identifiers & Arbitration- Robustness & Flexibility-Message Formats- erface -a Simple Application with CAN.  ETHERNET BASICS  Inside Ethernet - Building a Network: Hardware Options - Cables, Connects: Selecting Components - Ethernet Controllers - Using the Internet In	Introduct Error Ha	ion on a notice	- Bang -F	orl
Flow Types Concepts & Microcontrol Unit - III  Elements of Speed - De Communica Unit - IV  Exchanging	Enumerat Definitions ler CAN Inte	ion -Descriptors -PIC Microcontroller USB Interface - CAN Bus - Identifiers & Arbitration- Robustness & Flexibility-Message Formats- erface -a Simple Application with CAN.  ETHERNET BASICS  Inside Ethernet - Building a Network: Hardware Options - Cables, Conness: Selecting Components -Ethernet Controllers - Using the Internet Internet Protocol.	Introduct -Error Ha nections a In Local A	ion ndir	- Bang -F	orl
Flow Types Concepts & Microcontrol  Unit - III  Elements of Speed - De Communica  Unit - IV  Exchanging	Enumerat Definitions ler CAN Inte	ion -Descriptors -PIC Microcontroller USB Interface - CAN Bus - Identifiers & Arbitration- Robustness & Flexibility-Message Formats- erface -a Simple Application with CAN.  ETHERNET BASICS  Inside Ethernet - Building a Network: Hardware Options - Cables, Conness: Selecting Components - Ethernet Controllers - Using the Internet In e the Internet Protocol.  EMBEDDED ETHERNET  Using UDP And TCP - Serving Web Pages With Dynamic Data - Serving Controllers - CAN Bus -	Introduct -Error Ha nections a In Local A	ion ndir	- Bang -F	orl
Flow Types Concepts & Microcontrol  Unit - III  Elements of Speed - De Communica  Unit - IV  Exchanging Respond To  Unit - V  Wireless Se Mechanisms	-Enumerat Definitions- ler CAN Inter a Network - sign Choice tions - Insid  Messages I User Input  nsor Netwo	ion -Descriptors -PIC Microcontroller USB Interface - CAN Bus - Identifiers & Arbitration- Robustness & Flexibility-Message Formats- erface -a Simple Application with CAN.  ETHERNET BASICS  Inside Ethernet - Building a Network: Hardware Options - Cables, Conness: Selecting Components - Ethernet Controllers - Using the Internet In e the Internet Protocol.  EMBEDDED ETHERNET  Using UDP And TCP - Serving Web Pages With Dynamic Data - Serv - Email for Embedded Systems - Using FTP.	Introduct -Error Ha -ections a In Local A	ridir	- Bang -F	orl

Ехр. №	Title
	Module Design using FPGA Implementation (Verilog/VHDL)
1	Write a Simple Application Program USB and PIC Interface.
2	Write a Simple Application Program Using CAN And PCI.
3	Write a Program for Email Transferring Using UDP And TCP
4	Write a Program for Energy Harvesting In WSN Node
5	Develop An Application Using Embedded Wireless Sensor Networks

On completion of the course, the student can

COs	Statements	K - Level
CO1	Compare wired and wireless network protocols	K2
CO2	Summarize the embedded networking concepts with USB and CAN bus	K2
CO3	Explain the Embedded Wireless Sensor networks	K2
CO4	Demonstrate the communication between two networks	КЗ
CO5	Build an wireless sensor network	K3

Knowledge Level: K1 - Remember, K2 - Understand, K3 - Apply, K4 - Analyze, K5 - Evaluate, K6 - Create

#### CO - PO Articulation Matrix

				Programme Outcomes	
	Ś		01	02	03
CO1			1		1
CO2	1000 1000 1000 1000 1000 1000 1000 100		2	-	1
CO3			2	-	1
CO4		:	3	1	3
CO5		:	3	1	3
СО	¥.		2	1	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate 3. Substantial (High)

1	Jan Axelson, "Embedded Ethernet and Internet Complete", Penram Publications, 2003.
2	Bhaskar Krishnamachari, Networking, Wireless Sensors - Cambridge Press 2005.
3	Olaf Pfeiffer, Andrew Ayre and Christian Keydel, "Embedded Networking With CAN And CAN Open", Second Edition Published By Copperhill Media Corporation, 2003.
4	Holgerkarl, Andreas Willig, "Protocols and Architectures for Wireless Sensor Networks", John Wiley,2005.
5	Frank Vahid, Tony Givargis, "Embedded Systems Design: a Unified Hardware/Software Introduction" - John & Wiley Publications, 2006
6	Jan Axelson, "Parallel Port Complete: Programming, Interfacing and Using the PCs Parallel Printer Port" - Penram Publications, 1996.
. 7	Dogan Ibrahim, "Advanced PIC Microcontroller Projects In C: From USB To RTOS With the PIC18f Series" - Elsevier 2008.

P24VE3203		DEEP LEARNING L		TP	С
		3		0 2	4
Course Obje	ctives:	Develop and train deep neural networks, including CNN, R-CNN, Fast R-CNN, and Mask R-CNN for detection and recognition. Build and train RNN NLP and word embeddings, and understand the internal structure of LSTM at their differences. Additionally, explore autoencoders for image processing.	ls,	work '	vith
Unit - I	Unit - I DEEP LEARNING CONCEPTS			6	
How Deep L	earning dif	ep Learning. Perception Learning Algorithms. Probabilistic modelling. Early Neur fferent from Machine Learning. Scalars. Vectors. Matrixes, Higher Dimension Vector Data. Time Series Data. Image Data. Video Data.	al nal	Netwo	rks. ors.
Unit - II		NEURAL NETWORKS		9	
About Neural Pre-processir	Network.	Building Blocks of Neural Network. Optimizers. Activation Functions. Loss Fur al networks, Feature Engineering. Overfitting and Underfitting. Hyperparameters	ncti 3.	ions. [	ata
				10	
Unit - III					
About CNN, I Convolution I Feature Map Normalization	Layers. Po ps. Backp n. Various / oata. Trans	CONVOLUTIONAL NEURAL NETWORK  Invariant. Image Processing Filtering. Building a convolutional neural network. oling Layers. Dense Layers. Backpropagation Through the Convolutional Layer ropagation Through the Pooling Layers. Dropout Layers and Regulariz Activation Functions. Various Optimizers. LeNet, AlexNet, VGG16, ResNet. Transfer Learning using Inception Oxford VGG Model, Google Inception Model, MicroNN, Faster R-CNN, Mask-RCNN, YOLO.	r. t atio sfe	out Lay Filters on. B er Lear	ers, and atch ning
About CNN, I Convolution I Feature Map Normalization	Layers. Po ps. Backp n. Various / oata. Trans	Invariant. Image Processing Filtering. Building a convolutional neural network. oling Layers. Dense Layers. Backpropagation Through the Convolutional Layer ropagation Through the Pooling Layers. Dropout Layers and Regulariz Activation Functions. Various Optimizers. LeNet, AlexNet, VGG16, ResNet. Transfer Learning using Inception Oxford VGG Model, Google Inception Model, Micr	r. t atio sfe	out Lay Filters on. B er Lear	ers, and atch ning sNet
About CNN. I Convolution I Feature Map Normalization with Image D Model. RCNN Unit – IV About NLP & Gram Model Transfer Lea Bidirectional	Layers. Pops. Backpops. Backpops. Various Albata. Trans N, Fast R-Cops. its Toolkits for Word arning. Word RNNs (BRI	Invariant. Image Processing Filtering. Building a convolutional neural network. oling Layers. Dense Layers. Backpropagation Through the Convolutional Layer ropagation Through the Pooling Layers. Dropout Layers and Regulariz Activation Functions. Various Optimizers. LeNet, AlexNet, VGG16, ResNet. Transfer Learning using Inception Oxford VGG Model, Google Inception Model, MicroNN, Faster R-CNN, Mask-RCNN, YOLO.	r. if ations sfe osciolosco	out Lay Filters on. B or Lear oft Res 10 OW). S d Vec	ers, and atch ning sNet skip- tors. ime.
About CNN. I Convolution I Feature Map Normalization with Image D Model. RCNI Unit – IV About NLP & Gram Model Transfer Lea Bidirectional	Layers. Pops. Backpops. Backpops. Various Albata. Trans N, Fast R-Cops. its Toolkits for Word arning. Word RNNs (BRI	e Invariant. Image Processing Filtering. Building a convolutional neural network. oling Layers. Dense Layers. Backpropagation Through the Convolutional Layer ropagation Through the Pooling Layers. Dropout Layers and Regulariz Activation Functions. Various Optimizers. LeNet, AlexNet, VGG16, ResNet. Transfer Learning using Inception Oxford VGG Model, Google Inception Model, MicroNN, Faster R-CNN, Mask-RCNN, YOLO.  NATURAL LANGUAGE PROCESSING USING RNN  S. Language Modeling, Vector Space Model (VSM). Continuous Bag of Words (Company of Speech (PoS) Global Cooccurrence Statistics—based Word2Vec. Global Vectors for Word Representation GloVe. Backpropagation The NN). Long Short Term Memory (LSTM). Bi-directional LSTM, Sequence-to-Sequ	r. if ations sfe osciolosco	out Lay Filters on. B or Lear oft Res 10 OW). S d Vec	ers, and atch ning sNet bkip- tors, ime,
About CNN. I Convolution I Feature Map Normalization with Image D Model. RCNI Unit – IV About NLP & Gram Model Transfer Lea Bidirectional (Seq2Seq). C Unit - V About Deep Algorithm A	Layers. Popps. Backpops. Backpops. Various Arata. Trans. N, Fast R-Community and the second strains of the second	e Invariant. Image Processing Filtering. Building a convolutional neural network. oling Layers. Dense Layers. Backpropagation Through the Convolutional Layer ropagation Through the Pooling Layers. Dropout Layers and Regulariz Activation Functions. Various Optimizers. LeNet, AlexNet, VGG16, ResNet. Transfer Learning using Inception Oxford VGG Model, Google Inception Model, MicroNN, Faster R-CNN, Mask-RCNN, YOLO.  NATURAL LANGUAGE PROCESSING USING RNN  S. Language Modeling, Vector Space Model (VSM). Continuous Bag of Words (Continuous Bag of Words). Embedding. Part of Speech (PoS) Global Cooccurrence Statistics—based Words (Pos). Long Short Term Memory (LSTM). Bi-directional LSTM, Sequence-to-Sequence unit GRU,	cB(/orro	out Lay Filters on. B er Lear oft Res  10  OW). S d Vec ough T nce Mo	ers, and atch ning sNet

Exp. No	Title
1	Feature Selection from Video and Image Data
2	Image and video recognition
3	Image Colorization
4	Aspect Oriented Topic Detection & Sentiment Analysis
5	Object Detection using Autoencoder

On completion of the course, the student can

COs	Statements	K - Level
CO1	Illustrate the concepts of deep learning.	K2
CO2	Explain about neural network basics and its construction.	K2
CO3	Infer reinforcement and unsupervised learning.	K3
CO4	Build real time system using image processing concepts.	КЗ
CO5	Demonstrate aspect Oriented Topic Detection and Sentiment Analysis.	K3

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

# CO - PO Articulation Matrix

	Programme Outcomes		
	01	02	03
CO1	2	<u> </u>	1
CO2	2	-	1
CO3	2		1
CO4	3	1	2
CO5	3	ı	2
СО	2	1	1
	The state of the s	I mys der translation der einstellige gegen betrette in 19	200 A

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate

3. Substantial (High)

1	Deep Learning A Practitioner's Approach Josh Patterson and Adam Gibson O'Reilly Media, Inc.2017.
2	Learn Keras for Deep Neural Networks, Jojo Moolayil, Apress,2018,
3	Deep Learning Projects Using TensorFlow 2, Vinita Silaparasetty, Apress, 2020.
4	Deep Learning with Python, FRANÇOIS CHOLLET, MANNING SHELTER ISLAND,2017.
5	Pro Deep Learning with TensorFlow, Santanu Pattanayak, Apress,2017.

P24VE3204		REAL TIME EMBEDDED SYSTEMS L			P	C
			3	0	2	4
Course Obje	ectives:	To understand the basics of embedded systems and ARM architecture, in concepts like scheduling and memory management. To learn about the aspects of RTOS and different protocols of embedded wireless application to grasp concepts involved in the design of hardware and software comembedded system	e pr ns. A	ogra \ddit	amm liona	ing illy,
Unit - I		INTRODUCTION			9	
Embedded S	System – Pr	Embedded Systems – Architecture of Embedded System – Simple Progrocess of Embedded System Development – Pervasive Computing – Inform – Microcontrollers – ARM Processor -Real Time Microcontrollers.				
Unit - II		EMBEDDED/REAL TIME OPERATING SYSTEM			9	
Managemen	t – Overviev	cepts: Processes, Threads, Interrupts, Events - Real Time Scheduling Algori w of Operating Systems for Embedded, Real Time Handheld Devices – Target r, Rtlinux, Vxworks, Microcontroller Operating System Overview.	thm: Ima	s - N ge C	Mem Crea	iory tion
Managemen	t – Overviev	w of Operating Systems for Embedded, Real Time Handheld Devices - Target	thm: Ima	s - N ge C	Mem Prea	iory
Managemen – Programm  Unit - III	t – Overvieving In Linux	w of Operating Systems for Embedded, Real Time Handheld Devices – Target Rtlinux, Vxworks, Microcontroller Operating System Overview.  CONNECTIVITY  Bluetooth – Other Short-Range Protocols – Wireless Application Environ	lma	ge C	Prea 9	tion
Managemen - Programm  Unit - III  Wireless Co	t – Overvieving In Linux	w of Operating Systems for Embedded, Real Time Handheld Devices – Target Rtlinux, Vxworks, Microcontroller Operating System Overview.  CONNECTIVITY  Bluetooth – Other Short-Range Protocols – Wireless Application Environ	lma	ge C	Prea 9	tion
Managemen – Programm  Unit - III  Wireless Co Discovery –  Unit – IV  The Rapid C Models- Sch Object Orien for Schedula	t – Overview ing In Linux nnectivity - Middleware Description neduling Monatation with ability, Perf	w of Operating Systems for Embedded, Real Time Handheld Devices – Target, Rtlinux, Vxworks, Microcontroller Operating System Overview.  CONNECTIVITY  Bluetooth – Other Short-Range Protocols – Wireless Application Environ	men asec	ge C	9 Serv	vice
Managemen – Programm  Unit - III  Wireless Co Discovery –  Unit – IV  The Rapid C Models- Sch Object Orien for Schedula	t – Overview ing In Linux nnectivity - Middleware Description neduling Monatation with ability, Perf	w of Operating Systems for Embedded, Real Time Handheld Devices – Target Relinux, Vxworks, Microcontroller Operating System Overview.  CONNECTIVITY  Bluetooth – Other Short-Range Protocols – Wireless Application Environmental Process for Embedded Systems (ROPES) Process. MDA and Platfor odel-Based Projects- Model Organization Principles- Working with Model-B UML 2.0-Structural Aspects-Object Orientation with UML 2.0-Dynamic Aspectormance, and Time. Requirements Analysis – Object Identification Strat	men asec	ge C	9 Serv	vice
Managemen – Programm  Unit - III  Wireless Co Discovery –  Unit – IV  The Rapid C Models- Sch Object Orien for Schedula Behaviour –  Unit - V  Concurrency	t – Overviewing In Linux  nnectivity - Middleware  Object-Orien neduling Montation with ability, Perf Real Time  – Exceptio	w of Operating Systems for Embedded, Real Time Handheld Devices – Target Rilinux, Vxworks, Microcontroller Operating System Overview.  CONNECTIVITY  Bluetooth – Other Short-Range Protocols – Wireless Application Environmental Process for Embedded Systems (ROPES) Process. MDA and Platfor odel-Based Projects- Model Organization Principles- Working with Model-B UML 2.0-Structural Aspects-Object Orientation with UML 2.0-Dynamic Aspetormance, and Time. Requirements Analysis – Object Identification Strat Design Patterns.	men rm-li asec cts-l	ge C	9 Serv 9 penderojed	vice

Exp. No	Title
1	Read Input from Switch and Automatic Control/Flash LED for ARM Processor
2	Laboratory Exercises on Task Scheduling
3	Simple Program in Linux, Rtlinux and Vxworks
4	Develop a Real Time Security Monitoring System

COs	Statements	K - Level
CO1	Infer the choice of suitable embedded processor for a given application	K2
CO2	Build the hardware and software for the embedded system	K3

COs	Statements	K - Level
CO3	Develop the real time kernel/operating system functions, task control block structure and study the different task states	КЗ
CO4	Construct different types of inter task communication and synchronization techniques	K3
CO5	Demonstrate the aspects of embedded connectivity in real time systems	K3

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

# CO - PO Articulation Matrix

		Programme Outcomes	
	01	02	03
CO1	1		1
CO2	2		2
CO3	3	± in the second	2
CO4	3	1	3
CO5	3	1	3
со	2	1	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate 3. Substantial (High)

1	R.J.a.Buhr, D.L.Bailey, "An Introduction to Real-Time Systems", Prentice-Hall International, 1999.
2	David E-Simon, "An Embedded Software Primer", Pearson Education, 2007.
3	C.M.Krishna, Kang G.Shin, "Real Time Systems", Mc-Graw Hill, 2010.
4	B.P.Douglass, "Real Time UML - Advances In the UML for Real-Time Systems, 3rd Edition Addison-Wesley, 2004.
5	K.V.K. Prasad, "Embedded/Real Time Systems: Concepts, Design and Programming", Dream Tech Press, Black Book, 2005.
6	R.Barnett, L.O.Cull, S.Cox, "Embedded C Programming and the Microchip PIC", Thomason Learning, 2004.
7	Wayne Wolf, "Computers as Components - Principles of Embedded Computer System Design", Mergen Kaufmann Publisher, 2006.
8	Sriram V Iyer, Pankaj Gupta, "Embedded Real Time Systems Programming", Tata Mc-Graw Hill, 2004.

P24VE3205		PERVASIVE COMPUTING	L	T	P	С
			3	0	2	4
Course Obje	ctives:	To understand the characteristics and principles of pervasive computing an currently in use. To recognize the role of wireless protocols in shaping the fututo design and implement pervasive applications. Additionally, to introduce technologies of pervasive computing.	ure ii	nter	meta	anu
Unit - I		PERVASIVE COMPUTING CONCEPTS			9	
Perspectives Systems: Int Environments	frastructure	ve Computing, Challenges, Technology; the Structure and Elements of Pervasive and Devices, Middleware for Pervasive Computing Systems, Pervasi	sive ive	Co Co	mpu mpu	ting ting
A CONTRACTOR OF THE CONTRACTOR						
Unit - II		NTEXT COLLECTION, USER TRACKING, AND CONTEXT REASONING			9	
Resource Ma	CO	INTEXT COLLECTION, USER TRACKING, AND CONTEXT REASONING in Pervasive Computing: Efficient Resource Allocation In Pervasive Environment	ıts, 7	Trar		ren
Resource Ma	CO	in Pervasive Computing: Efficient Resource Allocation In Pervasive Environmen	nts, 7	Γrar		ren
Resource Ma Task Migratio Unit - III HCI Service	co inagement i on, Impleme	in Pervasive Computing: Efficient Resource Allocation In Pervasive Environmenentation and Illustrations.			nspa 9	
Resource Ma Task Migratio Unit - III HCI Service	co inagement i on, Impleme	in Pervasive Computing: Efficient Resource Allocation In Pervasive Environment entation and Illustrations.  HCI INTERFACE IN PERVASIVE ENVIORNMENTS  Stion Migration, Context- Driven HCI Service Selection, Scenario Study: Video Context-			nspa 9	
Resource Ma Task Migratic Unit - III HCI Service a Office, a Web Unit - IV Mobile Tran	co inagement i on, Impleme and Interact o Service— i	in Pervasive Computing: Efficient Resource Allocation In Pervasive Environment entation and Illustrations.  HCI INTERFACE IN PERVASIVE ENVIORNMENTS  Stion Migration, Context- Driven HCI Service Selection, Scenario Study: Video Context HCI Migration Framework.	Calls	s at	nspa 9 a Sr	
Resource Ma Task Migratic Unit - III HCI Service a Office, a Web Unit - IV Mobile Tran	co inagement i on, Impleme and Interact o Service— i	in Pervasive Computing: Efficient Resource Allocation In Pervasive Environment entation and Illustrations.  HCI INTERFACE IN PERVASIVE ENVIORNMENTS  Ition Migration, Context- Driven HCI Service Selection, Scenario Study: Video Cased HCI Migration Framework.  PERVASIVE MOBILE TRANSACTIONS  Framework, Context-Aware Pervasive Transaction Model, Dynamic Trans	Calls	s at	nspa 9 a Sr	
Resource Ma Task Migratic Unit - III HCI Service a Office, a Web Unit - IV Mobile Tran Management Unit - V	and Interactor Service—Its saction t, Formal Tr	in Pervasive Computing: Efficient Resource Allocation In Pervasive Environment entation and Illustrations.  HCI INTERFACE IN PERVASIVE ENVIORNMENTS  Ition Migration, Context- Driven HCI Service Selection, Scenario Study: Video (Based HCI Migration Framework).  PERVASIVE MOBILE TRANSACTIONS  Framework, Context-Aware Pervasive Transaction Model, Dynamic Transparansaction Verification, Evaluations	Calls	s at	nspa 9 a Sr 9	

Exp. No	Title
1	To design the Software for Mobile Phones Using Symbion OS i.Text String Handling ii.Graphical Application iii.Dialog Application iv.Drawing Application v.File Handling Operations
2	Application Level- To Study New HCI Techniques for Small Mobile Devices and Embedded Devices
3	Case Studies- Projects in Pervasive Computing- to explore wearable and handheld computing and their enabling technologies

COs	Statements	K - Level
CO1	Outline the basic problems, performance requirements of pervasive computing applications and	K2

COs	Statements	K - Level
	the trends of pervasive computing and its impacts on future computing applications and society.	
CO2	Compare the performance of different data dissemination techniques and algorithms for mobile real-time applications	K2
СОЗ	Explain about concepts of IPSPACE, IPV6	K2
CO4	Develop Symbion OS based software application for mobile phone to perform basic activities	КЗ
CO5	Build a real time wearable and handheld computing device	КЗ

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

# CO - PO Articulation Matrix

			Programme Outcomes				
		C	1	02	03		
CO1			1		1		
CO2			1		1		
соз			2	-	1		
CO4			3	1	3		
CO5	1000 1000 1000 1000 1000		3	•	3		
СО			2	•	2		

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate 3. Substantial (High)

1	Minyi Guo, Jingyu Zhou, Feilong Tang, Yao Shen ,"Pervasive Computing: Concepts, Technologies and Applications", CRC Press, 2016,
2	Obaidat, Mohammad S., Mieso Denko, And Isaac Woungang, Eds. Pervasive Computing and Networking. John Wiley & Sons, 2011.
3	Laurence T. Yang, Handbook On Mobile and Ubiquitous Computing Status and Perspective, 2012, CRC Press.
4	Seng Loke, Context-Aware Computing Pervasive Systems, Auerbach Pub., New York, 2007.
5	Uwe Hansmann Etl , Pervasive Computing, Springer, New York, 2001.

P24VE3206		PHYSICAL DESIGN AUTOMATION L			С
			3 (	0 2	4
Course Obj	ectives:	To understand the concepts of physical design processes such as partiple planning, placement, and routing. Discuss the concepts of design optimization and their application to physical design automation. Understand the concepts and synthesis in VLSI design automation, and formulate CAD design proalgorithmic methods.	on a s of s	algoriti simula	nms ition
Unit - I		INTRODUCTION		9	
Design Pro	cesses an	es, Materials for VLSI Fabrication, Basic Algorithmic Concepts for Physical Des d Complexities. Partition: Kernigham-Lin's Algorithm, Fiduccia Mattheye on, Hmetis Algorithm, Multilevel Partition Techniques.	ign, s A	Physi Ugorith	ical nm,
Unit - II		FLOOR-PLANNING		9	
Planning: H Representat	ierarchical ion, Operat	Design, Wire Length Estimation, Slicing and Non-Slicing Floor Plan, or Concept, Stockmeyer Algorithm for Floor Planning, Mixed Integer Linear Pro	Pola grar	ar Gr m.	raph
Unit - III		PLACEMENT		9	
Design Type Analytical, a	s: ASICS, nd Hall's Q	SOC, Microprocessor RLM; Placement Techniques: Simulated Annealing, Pauadratic; Timing and Congestion Considerations	artitic	on Ba	sed
Unit – IV		ROUTING		9	
Routing Alac	orithms. Yo	pecialized Routing, Channel Ordering, Channel Routing Problems and Cons shimura and Kuh's Method, Zone Scanning and Net Merging, Boundary Term ning Forest Problem, Topological Routing, Cluster Graph Representation.	train ninal	nt Gra I Prob	phs lem
Unit - V		SEQUENTIAL LOGIC OPTIMIZATION AND CELL BINDING		9	
State Based	Optimizati	on, State Minimization, Algorithms; Library Binding and Its Algorithms, Concurre	ent E	Bindin	g.
		Total Periods	s:	45	5
			_		

Exp. No	Title
1	Graph Algorithms Graph Search Algorithms Spanning Tree Algorithm Shortest Path Algorithm Steiner Tree Algorithm
2	Partitioning Algorithms Group Migration Algorithms Simulated Annealing and Evolution Algorithms Metric Allocation Method
3	Floor Planning Algorithms Constraint Based Methods Integer Programming Based Method Rectangular Dualization Based Methods Hierarchical Tree Based Methods Simulated Evolution Algorithms Time Driven Floor Planning Algorithms
4	Routing Algorithms

Exp. No	Title
	Two Terminal Algorithms Multi Terminal Algorithm

On completion of the course, the student can

COs	Statements	K - Level
CO1	Explain about the placing and partitioning of blocks while designing the layout for IC.	K2
CO2	Identify the performance issues in circuit layout.	К3
СОЗ	Develop automation algorithms for partitioning, floor planning, placement and routing based on physical design problems	K3
CO4	Construct the decomposer for large mapping problem into pieces, including logic optimization with partitioning, placement and routing	K3
CO5	Build circuits using both analytical and CAD tools	K3

Knowledge Level: K1 - Remember, K2 - Understand, K3 - Apply, K4 - Analyze, K5 - Evaluate, K6 - Create

# CO - PO Articulation Matrix

		Programme Outcomes	
	01	02	03
CO1	2	•	1
CO2	2	- /	1
CO3	3		2
CO4	3	13	2
CO5	3	<b>1</b>	2
со	3	1	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate 3. Substantial (High)

1	Sarrafzadeh, M. and Wong, C.K, "An Introduction to VLSI Physical Design", 4th Edition, Mc Graw-Hill
2	Wolf. W, "Modern VLSI Design System on Silicon", 2nd Ed., Pearson Education.

3	Dreschler, "Evolutionary Algorithms for VLSI CAD", 3rd Edition, Springer.
4	Sait, S.M, And Youssef, "VLSI Physical Design Automation: Theory and Practice", 1999, World Scientific Publishing Company.
5	Sherwani, "Algorithms for VLSI Physical Design Automation", 2nd Edition, Kluwer



P24AC7001		ENGLISH FOR RESEARCH PAPER WRITING	L.	Т	P	C
			2	0	0	0
Course Obj	ectives:	Teach how to improve writing skills and level of readability and to impart the skills needed when writing the Conclusion and ensure the quality first-time submission.	he w of pa	ritir ape	ng sk er at v	ills. ery
Unit - I		INTRODUCTION TO RESEARCH PAPER WRITING			6	
Planning an Concise and	d Preparation Removing	on, Word Order, breaking up long sentences, Structuring Paragraphs and Se Redundancy, Avoiding Ambiguity and Vagueness	enter	тсе	s, Be	eing
Jnit - II PRESENTATION SKILLS			6			
OTHE - IS						
		it, Highlighting Your Findings, Hedging and Criticizing, Paraphrasing and Plag ntroduction	iaris	m,		ons
Clarifying W of a Paper, <i>i</i>			iaris	m,	Secti	on
Clarifying W of a Paper, <i>i</i> <b>Unit - III</b> Key skills ar writing an I	Abstracts, Ir e needed wl ntroduction,	ntroduction  TITLE WRITING SKILLS  hen writing a Title, key skills are needed when writing an Abstract, key skills a , skills needed when writing a Review of the Literature, Methods, Resu	re ne	eed	6 led w	hei
Clarifying W of a Paper, A Unit - III Key skills an writing an I Conclusions	Abstracts, Ir e needed wl ntroduction,	ntroduction  TITLE WRITING SKILLS  hen writing a Title, key skills are needed when writing an Abstract, key skills a , skills needed when writing a Review of the Literature, Methods, Resu	re ne	eed	6 led w	her
Clarifying W of a Paper, / Unit - III  Key skills ar writing an I Conclusions Unit – IV  Skills are ne	Abstracts, In e needed wintroduction, the Final	TITLE WRITING SKILLS  hen writing a Title, key skills are needed when writing an Abstract, key skills a , skills needed when writing a Review of the Literature, Methods, Resu Check	re ne Ilts,	eed Dis	6 led w scuss	her
Clarifying W of a Paper, A Unit - III  Key skills are writing an I Conclusions Unit - IV  Skills are not the Discussions	Abstracts, In e needed wintroduction, the Final	TITLE WRITING SKILLS  hen writing a Title, key skills are needed when writing an Abstract, key skills a , skills needed when writing a Review of the Literature, Methods, Resu Check  RESULT WRITING SKILLS  writing the Methods, skills needed when writing the Results, skills are need	re ne Ilts,	eed Dis	6 led w scuss	her
Clarifying W of a Paper, A Unit - III  Key skills an writing an I Conclusions  Unit - IV  Skills are not the Discussions	Abstracts, In e needed wintroduction, The Final eeded when ion, skills ar	TITLE WRITING SKILLS  hen writing a Title, key skills are needed when writing an Abstract, key skills a , skills needed when writing a Review of the Literature, Methods, Resu Check  RESULT WRITING SKILLS  writing the Methods, skills needed when writing the Results, skills are needed when writing the Conclusions	re ne ilts, led w	eed Dis	6 led w scuss 6 en wr	her

On completion of the course, the student can

COs	Statements	K-Level
CO1	Interpret writing meaningful sentences and coherent paragraphs.	K2
CO2	Outline the paraphrasing and plagiarism for presentation skills.	K2
CO3	Summarize about review literature, write methodology, results and conclusion.	K2
CO4	Illustrate how to write methodology, discussions, results and conclusion.	K2
CO5	Infer how to use useful phrases and checking plagiarism	K2

Knowledge Level: K1 – Remember, K2 – Understand, K3 – Apply, K4 – Analyze, K5 – Evaluate, K6 – Create

## CO - PO Articulation Matrix

		Programme Outcomes	
	01	02	03
CO1	2	1	3

	Programme Outcomes		
	01	02	03
CO2	2	2	3
CO3	3	2	2
CO4	2	1	3
CO5	3	2	2
СО	2	2	3

Correlation levels 1, 2 and 3 are as defined below:

1. Slight 2. Moderate

3. Substantial (High)

1	Adrian Wallwork, English for Writing Research Papers, Springer New York Dordrecht Heidelberg London, 2011
2	Day R How to Write and Publish a Scientific Paper, Cambridge University Press 2006
3	Goldbort R Writing for Science, Yale University Press (available on Google Books) 2006
4	Highman N, Handbook of Writing for the Mathematical Sciences, SIAM. Highman's book 1998.

P24AC	7002	DISASTER MANAGEMENT	L		T	P	С
			2		0	0	0
Course Obje	ectives:	To explain the critical understanding of key concepts in disaster rish humanitarian response and to illustrate disaster risk reduction and human policy and practice from multiple perspectives. To understand standards response and practical relevance in specific types of disasters and conflict	itaria of h	an ur	res <sub>l</sub> nani	on tari	ise
Unit - I		INTRODUCTION				6	
Disaster: De Disasters: Di	efinition, Fa ifference, N	ctors and Significance; Difference between Hazard and Disaster; Natura lature, Types and Magnitude.	l and	1 b	Man	ma	ade
Unit - II		REPERCUSSIONS OF DISASTERS AND HAZARDS				6	
	iamara ! -	ce of Human and Animal Life. Destruction of Ecosystem, Natural Disaste	rs: 🗀	J.		ак.	es.
Volcanisms.	Cyclones.	ss of Human and Animal Life, Destruction of Ecosystem. Natural Disaste Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Ma wn, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epi	า-ma	de	e dis	ası ar a	ter:
Volcanisms, Nuclear Rea	Cyclones.	Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Ma	า-ma	de	e dis	asi	ter:
Volcanisms, Nuclear Rea Conflicts. Unit - III	Cyclones, actor Meltdo	Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Ma wn, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epi	n-ma demi	cs	e dis	ar a	ter: and
Volcanisms, Nuclear Rea Conflicts. Unit - III	Cyclones, actor Meltdo	Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Mawn, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epi  DISASTER PRONE AREAS IN INDIA  :: Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas F	n-ma demi	cs	e dis	ar a	ter: and
Volcanisms, Nuclear Rea Conflicts.  Unit - III  Study of Seis and Coastal  Unit - IV  Preparednes	cyclones, actor Meltdo smic Zones Hazards w ss: Monitori ata from	Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Mawn, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epi  DISASTER PRONE AREAS IN INDIA  Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Fith Special Reference to Tsunami; Post-Disaster Diseases and Epidemics.	n-ma demid	to to	e dis	6 6 em	ter: and onic
Volcanisms, Nuclear Rea Conflicts.  Unit - III  Study of Seis and Coastal  Unit - IV  Preparednes Sensing, D	cyclones, actor Meltdo smic Zones Hazards w ss: Monitori ata from	Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Mawn, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epi  DISASTER PRONE AREAS IN INDIA  Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Fith Special Reference to Tsunami; Post-Disaster Diseases and Epidemics.  DISASTER PREPAREDNESS AND MANAGEMENT  Indicate of Phenomena Triggering a Disaster or Hazard; Evaluation of Risk: Appli	n-ma demid	to to	e dis	6 6 em	ter: and onic
Volcanisms, Nuclear Rea Conflicts.  Unit - III  Study of Seis and Coastal  Unit - IV  Preparednes Sensing, De Preparednes Unit - V  Disaster Ris Techniques	smic Zones Hazards w ss: Monitori ata from ss. sk: Concep of Risk As	Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Mawn, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epi  DISASTER PRONE AREAS IN INDIA  Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Fith Special Reference to Tsunami; Post-Disaster Diseases and Epidemics.  DISASTER PREPAREDNESS AND MANAGEMENT  Ing of Phenomena Triggering a Disaster or Hazard; Evaluation of Risk: Appli Meteorological and Other Agencies, Media Reports: Governmental	r Ris	to C	e disa, W	6 emmur	ter: and onic onic onity

COs	Statements	K-Level
CO1	Summarize the basics of disaster.	K2
CO2	Explain a critical understanding of key concepts in disaster risk reduction and humanitarian response.	K2
CO3	Illustrate the disaster risk reduction and humanitarian response policy.	K2
CO4	Summarize the standards of humanitarian response and practical relevance in disaster and conflict situations.	K2
CO5	Outline the disaster risk assessment approaches.	K2

## CO - PO Articulation Matrix

		Programme Outcomes	
	01	02	03
CO1	2	2	2
CO2	2	1	2
CO3	1	2	2
CO4	2	1	3
CO5	1	2	2
CO	2	2	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate

3. Substantial (High)

1	Goel S. L., Disaster Administration and Management Text and Case Studies", Deep & Deep Publication Pvt. Ltd., New Delhi, 2009.
2	Nishitha Rai, Singh AK, "Disaster Management in India: Perspectives, issues and strategies "New Royal book Company, 2007.
3	Sahni, Pradeep Et.Al.," Disaster Mitigation Experiences and Reflections", Prentice Hall of India, New Delhi, 2001.

P24AC	7003	CONSTITUTION OF INDIA	L	T	P	С
			2	0	0	0
Course Obj	ectives:	o understand the premises informing the twin themes of liberty and freedom from a c ghts perspective and to address the growth of Indian opinion regarding modern Indiatellectuals' constitution. To infer the role and entitlement of civil and economic rights rell as the emergence of nationhood in the early years of Indian nationalism.		lian		
Unit - I		HISTORY OF MAKING OF THE INDIAN CONSTITUTION			3	
History, Draf	ting Comm	ittee, (Composition & Working)				
Unit - II		PHILOSOPHY OF THE INDIAN CONSTITUTION			3	
Preamble, S	alient Feat	ıres				
Unit - III		CONTOURS OF CONSTITUTIONAL RIGHTS AND DUTIES			5	
Fundamenta Cultural and Duties.	I Rights, R Education	ight to Equality, Right to Freedom, right against Exploitation, Right to Freed al Rights, Right to Constitutional Remedies, Directive Principles of State Polic	lom y, Fi	of und	Relig dame	ion, ntal
Unit – IV	- A.:					
		ORGANS OF GOVERNANCE			5	
Parliament.	Composition	ORGANS OF GOVERNANCE on, Qualifications and Disqualifications, Powers and Functions, Execut nisters, Judiciary, Appointment and Transfer of Judges, Qualifications, Powers	live, s and	P	resid	ent,
Parliament.	Composition	on. Qualifications and Disqualifications, Powers and Functions, Execut	live,	P	resid	ent
Parliament, Governor, C Unit - V District's Ac Representat their roles, Ovillage level	ouncil of Mi Iministration ive, CEO, I CEO Zila F : Role of E nctioning, C	on, Qualifications and Disqualifications, Powers and Functions, Executionisters, Judiciary, Appointment and Transfer of Judges, Qualifications, Powers  LOCAL ADMINISTRATION AND ELECTION COMMISSION  In head: Role and Importance, Municipalities: Introduction, Mayor and Municipal Corporation, Pachayati raj: Introduction, PRI: Zila Panchayat, Elector Pachayat: Position and role, Block level: Organizational Hierarchy (Different lected and Appointed officials, Importance of grass root democracy. Election Commissioner and Election Commissioners - Institute and Bodie	role ted out de	of offi pa	resid unction 14 Election	ent ons otec and ants)

COs	Statements	K-Level
CO1	Outline the history of the Indian constitution.	K2
CO2	Summarize the philosophy of the Indian constitution.	K2
СОЗ	Infer the concepts of fundamental rights and directive principles of state policy.	K2
CO4	Interpret the importance of organs of governance.	K2
CO5	Explain the local administration and election commission.	K2

# CO - PO Articulation Matrix

	Programme Outcomes		
i	01	02	03
CO1	1	1	2
CO2	1	1	2
CO3	2	2	3
CO4	2	1	2
CO5	1	2	2
СО	1	1	2

Correlation levels 1, 2 and 3 are as defined below:

1. Slight

2. Moderate

3. Substantial (High)

1	The Constitution of India,1950(Bare Act), Government Publication.
2	Dr.S.N.Busi, Dr.B. R.Ambedkar framing of Indian Constitution,1st Edition, 2015.
3	M.P. Jain, Indian Constitution Law, 7th Edn., LexisNexis,2014.
4	D.D. Basu, Introduction to the Constitution of India, LexisNexis, 2015.

P:	24AC7004		நற்றமிழ் இலக்	கியம்		L	T	Р	С
						2	0	0	0
Unit - I			சங்க இலக்கியப்	<b>D</b>				6	
1	 தமிழின் துவக்க நூல் -     எழுத்து, சொல், செ	 ப தொல்காப்பிட பொருள்	ΠΙΌ						
2	அகநானூறு (82) - இயற்கை இன்னி								
3	குறிஞ்சிப் பாட்டின் ப	லர்க்காட்சி -	a report to the terror						
4	புறநானூறு (95, 195) - போரை நிறுத்திய 	ப ஒளவையார்				-	т		
Unit - II			அறநெறித் தமிழ்	9				6	
	அறநெறி வகுத்த தி( - அறம் வலியுறுத்த பிற அறநூல்கள் - இல - ஏலாதி, சிறுபஞ்ச வலியுறுத்தும் நூ	தல், அன்புடை லக்கிய மருந்து மூலம், திரிகடு							
Unit - I	1	<b>.</b>	ரட்டை காப்பியர்	பகள்				6	
1	கண்ணகியின் புரட்சி - சிலப்பதிகார வழ சமூகசேவை இலக்கே - சிறைக்கோட்டம்	த்குரை காதை கியம் மணிமே	<b>ക്ക</b> െ						
Unit –	v		அருள்நெறித் தமி	Ιψ				6	
1,	சிறுபாணாற்றுப்படை - பாரி முல்லைக்டு போர்வை கொடுத் பண்புகள் நற்றிணை	கத் தேர் கொட <mark>ு</mark>	த்தது, பேகன் மயி ன் ஒளவைக்கு நெ	ிலுக்குப் 6ல்லிக்கனி	கொடுத்தது,	அரசர்			
	- அன்னைக்குரிய		<b>4</b>						
3,	திருமந்திரம் (617,61 - இயமம் நியமம்								
4.	தர்மச்சாலையை நி	றுவிய வள்ள	லார்						
5.	புறநானூறு - சிறுவனே வள்ள	லானான்							
	அகநானூறு (4) -								
6.	நற்றிணை (11) - கலித்தொகை (11) - ஐந்திணை 50 (27) -	நண்டு யானை, புற!	π						

Unit - \	தவீன தமிழ் இலக்கியம்	6
1.	உரைநடைத் தமிழ்,	
	- தமிழின் (மதல் <mark>பு</mark> தினம்,	`
	<u>- தமிழின் முதல் சிறுகதை,</u>	
	- கட்டுரை இலக்கியம்,	
	- பயண இலக்கியம்.	
	- நாடகம்,	
2.	நாட்டு விடுதலை போராட்டமும் தமிழ் இலக்கியமும்,	
	சமுதாய விடுதலையும் தமிழ் இலக்கியமும்,	
4.	பெண் விடுதலையும் விளிம்பு நிலையினரின் மேம்பாட்டில் தமிழ் இலக்கியமும்,	
5.	அறிவியல் தமிழ்	
6.	இணையத்தில் தமிழ்,	
	சுற்றுச்சூழல் மேம்பாட்டில் தமிழ் இலக்கியம்.	

**Total Periods:** 

30

# தமிழ் இலக்கிய வெளியீடுகள் / புத்தகங்கள்

1	தமிழ் இணைய கல்விக்கழகம் (Tamil Virtual University) <u>www.tamilvu.org</u>
2	தமிழ் விக்கிப்பீடியா (Tamil Wikipedia) - <u>https://ta.wikipedia.org</u>
3	தர்மபுர ஆதீன வெளியீடு
4	வாழ்வியல் களஞ்சியம் - தமிழ்ப் பல்கலைக்கழகம், தஞ்சாவூர்
5	தமிழ்கலைக் களஞ்சியம் - <b>தமிழ் வளர்ச்சித் துறை</b> ( <u>thamilvalarchithurai.com</u> )
6	அறிவியல் களஞ்சியம் - தமிழ்ப் பல்கலைக்கழகம், தஞ்சாவூர்.

Still development. colohation win for yn Inkhihan